參數(shù)資料
型號: CS5524-ASZR
廠商: Cirrus Logic Inc
文件頁數(shù): 27/56頁
文件大?。?/td> 0K
描述: IC ADC 24BIT 4CH 24-SSOP
標(biāo)準(zhǔn)包裝: 1,000
位數(shù): 24
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 14.8mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 24-SSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個差分,單極;4 個差分,雙極
配用: 598-1012-ND - EVAL BOARD FOR CS5524 ADC
CS5521/22/23/24/28
DS317F8
33
perform a system gain calibration. In either case,
the calibration signals must be within the specified
calibration limits for each specific calibration step
(refer to the ‘System Calibration Specifications’ in
calibration is performed the following conditions
must be met:
1) Full-scale input must not saturate the 20X in-
strumentation amplifier, if the calibration is on
an input range where the instrumentation am-
plifier is involved.
2) The 1’s density of the modulator must not be
greater than 80 percent (the input to the
ΔΣ
modulator must not exceed the maximum input
which Table 1 specifies).
3) The input must not be so small, relative to the
range chosen, that the resulting gain register’s
content,
decoded
in
decimal,
exceeds
3.9999998 (see the discussion of operating lim-
its on input span under the Analog Input and
This requires the full-scale input voltage to the
modulator to be at least 25 percent of the nom-
inal value.
The converter’s input ranges were chosen to guar-
antee gain calibration accuracy to 1 LSB16 or 16
LSB24 when system gain calibration is performed.
This is useful when a user wants to manually scale
the full-scale range of the converter and maintain
accuracy. For example, if a gain calibration is per-
formed with a 2.5 V full-scale voltage and a 1.25 V
input range is desired, the user can read the con-
tents of the gain register, shift the register contents
left by 1 bit, and then write the result back to the
gain register. This multiplies the gain by 2.
Assuming a system can provide two known voltag-
es, the following equations allow the user to manu-
ally compute the calibration register’s values based
on two uncalibrated conversions (see note). The
offset and gain calibration registers are used to ad-
just a typical conversion as follows:
Rc = (Ru + Co) * Cg / 222.
Calibration can be performed using the following
equations:
Co = (Rc0/G - Ru0)
Cg = 222 * G
where G = (Rc1 - Rc0)/(Ru1-Ru0).
Note: Uncalibrated conversions imply that the gain and off-
set registers are at default {gain register = 0x400000
(Hex) and offset register = 0x000000 (Hex)}.
+
-
X20
+
-
External
Connections
+
-
AIN+
AIN-
CM +
-
0V
Figure 15. System Calibration of Offset (High Ranges)
+
-
X20
+
-
External
Connections
Full Scale +
-
AIN+
AIN-
CM +
-
Figure 16. System Calibration of Gain (Low Ranges)
+
-
X20
+
-
External
Connections
Full Scale
+
-
AIN+
AIN-
CM
+
-
Figure 17. System Calibration of Gain (High Ranges)
相關(guān)PDF資料
PDF描述
D38999/26MB5BA CONN HSG PLUG 5POS STRGHT SCKT
VI-2NM-CU-S CONVERTER MOD DC/DC 10V 200W
D38999/24WH21SNLC CONN HSG RCPT 21POS JAM NUT SCKT
T 3362 010 CONN CIR RCPT MALE 5POS PNL MNT
LTC1404CS8#TRPBF IC A/D CONV 12BIT W/SHTDN 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5525 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit/20-bit, Multi-range ADC with 4-bit Latch
CS5525_05 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit/20-bit, Multi-range ADC with 4-bit Latch
CS5525-AP 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH
CS5525-AS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5525-ASZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32