參數(shù)資料
型號(hào): CH7008A-V
廠商: Electronic Theatre Controls, Inc.
英文描述: Digital PC to TV Encoder Features
中文描述: 數(shù)字電視編碼器電腦功能
文件頁(yè)數(shù): 38/49頁(yè)
文件大?。?/td> 341K
代理商: CH7008A-V
CHRONTEL
CH7008A
38
201-0000-027 Rev 2.2, 9/30/99
Register Descriptions
(continued)
Figure 24: Luma Transfer Function at different contrast enhancement settings.
PLL Overflow Register
Symbol: MNE
Address: 13H
Bits: 5
The PLL Overflow Register contains the MSB bits for the’M’ and ’N’ values, which will be described in the PLL-M
and PLL-N registers, respectively. The reserved bits should not be written to.
PLL M Value Register
Symbol: PLLM
Address: 14H
Bits: 8
The PLL M value register determines the division factor applied to the frequency reference clock before it is input to
the PLL phase detector when the CH7008 is operating in master mode. In slave mode, an external pixel clock is
used instead of the frequency reference, and the division factor is determined by the XCM[3:0] value. This register
contains the lower 8 bits of the complete 9-bit M value.
Bit:
Symbol:
Type:
Default:
7
6
5
4
Reserved
3
Reserved
2
N9
1
N8
0
M8
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
Bit:
Symbol:
Type:
Default:
7
M7
6
M6
5
M5
4
M4
3
M3
2
M2
1
M1
0
M0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
1
0
0
0
0
0
1
0
32
64
96
128
160
192
224
256
0
32
64
96
128
160
192
224
256
相關(guān)PDF資料
PDF描述
CH7012 Chrontel CH7012 TV Output Device
CH7012A Chrontel CH7012 TV Output Device
CH7012A-T Chrontel CH7012 TV Output Device
CH7202 MPEG to TV Encoder with 8-bit Input
CH7203 MPEG to TV Encoder with 16-bit Input
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CH7008-T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Consumer IC
CH7008-V 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Consumer IC
CH7009A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Chrontel CH7009 DVI / TV Output Device
CH7009A-T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Chrontel CH7009 DVI / TV Output Device
CH7011A-T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Consumer IC