- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379886 > CH7004C (Electronic Theatre Controls, Inc.) Digital PC to TV Encoder with Macrovision PDF資料下載
參數(shù)資料
| 型號： | CH7004C |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digital PC to TV Encoder with Macrovision |
| 中文描述： | 數(shù)碼電腦電視編碼器和通過Macrovision |
| 文件頁數(shù)： | 4/51頁 |
| 文件大?。?/td> | 336K |
| 代理商： | CH7004C |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
CHRONTEL
CH7004C
4
201-0000-024 Rev 2.1, 8/2/99
Table 1. Pin Descriptions
44-Pin
PLCC
44Pin
TQFP
Type
Symbol
Description
21-15
13-12,
10-4
15,14,
13,12,
11,10,
9,7,6,
4,3,
2,1,
44,43,42
In
D15-D0
Digital Pixel Inputs
These pins accept digital pixel data streams with either 8, 12, or 16-bit
multiplexed or 16-bit non-multiplexed formats, determined by the input
mode setting (see
Registers and Programming
section). Inputs D0 - D7
are used when operating in 8-bit multiplexed mode. Inputs D0 - D11 are
used when operating in 12-bit mode. Inputs D0 - D15 are used when
operating in 16-bit mode. The data structure and timing sequence for
each mode is described in the section on Digital Input Port.
Pixel Clock Output
The CH7004, operating in master mode, provides a pixel data clocking
signal to the VGA controller. This pin provides the pixel clock output
signal (adjustable as X, 2X or 3X) to the VGA controller (see the section
on
Digital Video Interface
and
Registers and Programming
for more
details). The capacitive loading on this pin should be kept to a
minimum.
Pixel Clock Input
To operate in a pure master mode, the P-OUT signal should be
connected to the XCLK input pin. To operate in a pseudo-master mode,
the P-OUT clock is used as a reference frequency, and a signal locked
to this output (at 1X, 1/2X, or 1/3X the P-OUT frequency) is input to the
XCLK pin. To operate in slave mode, the CH7004 accepts an external
pixel clock input at this pin. The capacitive loading on this pin should be
kept to a minimum.
Vertical Sync Input/Output
This pin accepts the vertical sync signal from the VGA controller, or
outputs a vertical sync to the VGA controller. The capacitive loading on
this pin should kept to a minimum.
Horizontal Sync Input/Output
This pin accepts the horizontal sync from the VGA controller, or outputs
a horizontal sync to the VGA controller. The capacitive loading on this
pin should be kept to a minimum.
Buffered Clock Output
This pin provides a buffered output of the 14.31818 MHz crystal input
frequency for other devices and remains active at all times (including
power-down). The output can also be selected to be other frequencies
(see
Registers and Programming
).
Crystal Input
A parallel resonance 14.31818 MHz (± 50 ppm) crystal should be
attached between XI and XO/FIN. However, if an external CMOS clock
is attached to XO/FIN, XI should be connected to ground.
Crystal Output or External Fref
A 14.31818 MHz (± 50 ppm) crystal may be attached between XO/FIN
and XI. An external CMOS compatible clock can be connected to
XO/FIN as an alternative.
43
37
Out
P-OUT
1
39
In
XCLK
3
41
In/Out
V
2
40
In/Out
H
41
35
Out
BCO
38
32
In
XI
39
33
In
XO/FIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CH7004C-T | Digital PC to TV Encoder with Macrovision |
| CH7004C-V | Digital PC to TV Encoder with Macrovision |
| CH7007A | DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-T | DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-V | DIGITAL PC TO TV ENCODER WITH MACROVISION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7004C-T | 制造商:CHRONTEL 功能描述: |
| CH7004C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7006C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder Features |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。