- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379886 > CH7004C (Electronic Theatre Controls, Inc.) Digital PC to TV Encoder with Macrovision PDF資料下載
參數(shù)資料
| 型號： | CH7004C |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digital PC to TV Encoder with Macrovision |
| 中文描述： | 數(shù)碼電腦電視編碼器和通過Macrovision |
| 文件頁數(shù)： | 30/51頁 |
| 文件大?。?/td> | 336K |
| 代理商： | CH7004C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
CHRONTEL
CH7004C
30
201-0000-024 Rev 2.1, 8/2/99
Registers and Programming
The CH7004 is a fully programmable device, providing for full functional control through a set of registers accessed
from the I
2
C port. The CH7004 contains a total of 37 registers, which are listed in
Table 15
and described in detail
under
Register Descriptions
. Detailed descriptions of operating modes and their effects are contained in the previous
section,
Functional Description.
An addition (+) sign in the Bits column below signifies that the parameter contains
more than 8 bits, and the remaining bits are located in another register.
Table 15. Register Map
Register
Symbol
DMR
FFR
VBW
IDF
CM
Address
00H
01H
03H
04H
06H
Bits
8
6
7
7
8
Functional Summary
Display Mode
Flicker Filter
Video Bandwidth
Input Data Format
Clock Mode
Display mode selection
Flicker filter mode selection
Luma and chroma filter bandwidth selection
Data format and bit-width selections
Sets the clock mode to be used
Start Active Video
SAV
07H
8+
Active video delay setting
Position Overflow
PO
08H
3
MSB bits of position values
Black level adjustment input latch clock edge select
Enables horizontal movement of displayed image on
TV
Black Level
BLR
HPR
09H
0AH
8
8+
Horizontal Position
Vertical Position
VPR
0BH
8+
Enables vertical movement of displayed image on
TV
Determines the horizontal and vertical sync polarity
Sync Polarity
Power Management
Connection Detect
Contrast Enhancement
PLL M and N extra bits
PLL-M Value
PLL-N Value
Buffered Clock
Subcarrier Frequency
Adjust
PLL and Memory Control
CIV Control
Calculated Fsc Increment
Value
Version ID
Test
Address
SPR
0DH
4
PMR
CDR
CE
MNE
PLLM
PLLN
BCO
FSCI
0EH
10H
11H
13H
14H
15H
17H
18H -1FH
5
4
3
5
8+
8+
6
4 or 8
each
6
5
8 each
Enables power saving modes
Detection of TV presence
Contrast enhancement setting
Contains the MSB bits for the M and N PLL values
Sets the PLL M value - bits (7:0)
Sets the PLL N value - bits (7:0)
Determines the clock output at pin 41
Determines the subcarrier frequency
PLLC
CIVC
CIV
20H
21H
22H - 24H
Controls for the PLL and memory sections
Control of CIV value
Readable register containing the calculated
subcarrier increment value
Device version number
Reserved for test (details not included herein)
Current register being addressed
VID
TR
AR
25H
26H - 29H
3FH
8
30
6
相關PDF資料 |
PDF描述 |
|---|---|
| CH7004C-T | Digital PC to TV Encoder with Macrovision |
| CH7004C-V | Digital PC to TV Encoder with Macrovision |
| CH7007A | DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-T | DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-V | DIGITAL PC TO TV ENCODER WITH MACROVISION |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CH7004C-T | 制造商:CHRONTEL 功能描述: |
| CH7004C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7006C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder Features |
發(fā)布緊急采購，3分鐘左右您將得到回復。