- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11216 > AT90USB82-16MUR (Atmel)MCU AVR USB 8K FLASH 32-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | AT90USB82-16MUR |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 29/38頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | MCU AVR USB 8K FLASH 32-QFN |
| 產(chǎn)品培訓(xùn)模塊： | MCU Product Line Introduction megaAVR Introduction |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 系列： | AVR® 90USB |
| 核心處理器： | AVR |
| 芯體尺寸： | 8-位 |
| 速度： | 16MHz |
| 連通性： | EBI/EMI，PS/2，SPI，UART/USART，USB |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 22 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| EEPROM 大小： | 512 x 8 |
| RAM 容量： | 512 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 32-VFQFN 裸露焊盤(pán) |
| 包裝： | 帶卷 (TR) |
| 配用： | ATSTK600-ND - DEV KIT FOR AVR/AVR32 ATSTK526-ND - KIT STARTER FOR AT90USB82/162 ATAVRDRAGON-ND - KIT DRAGON FLASH MEM AVR ATSTK525-ND - KIT STARTER FOR AT90USB AT90USBKEY2-ND - KIT DEMO FOR AT90USB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
35
7707F–AVR–11/10
AT90USB82/162
the system clock frequency and the power consumption when the requirement for processing
power is low. This can be used with all clock source options, and it will affect the clock frequency
of the CPU and all synchronous peripherals. clk
I/O, clkCPU, and clkFLASH are divided by a factor as
shown in Table 6-9.
When switching between prescaler settings, the System Clock Prescaler ensures that no
glitches occurs in the clock system. It also ensures that no intermediate frequency is higher than
neither the clock frequency corresponding to the previous setting, nor the clock frequency corre-
sponding to the new setting.
The ripple counter that implements the prescaler runs at the frequency of the undivided clock,
which may be faster than the CPU's clock frequency. Hence, it is not possible to determine the
state of the prescaler - even if it were readable, and the exact time it takes to switch from one
clock division to the other cannot be exactly predicted. From the time the CLKPS values are writ-
ten, it takes between T1 + T2 and T1 + 2 * T2 before the new clock frequency is active. In this
interval, 2 active clock edges are produced. Here, T1 is the previous clock period, and T2 is the
period corresponding to the new prescaler setting.
To avoid unintentional changes of clock frequency, a special write procedure must be followed
to change the CLKPS bits:
1.
Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bits in
CLKPR to zero.
2.
Within four cycles, write the desired value to CLKPS while writing a zero to CLKPCE.
Interrupts must be disabled when changing prescaler setting to make sure the write procedure is
not interrupted.
6.8.1
Clock Prescale Register – CLKPR
Bit 7 – CLKPCE: Clock Prescaler Change Enable
The CLKPCE bit must be written to logic one to enable change of the CLKPS bits. The CLKPCE
bit is only updated when the other bits in CLKPR are simultaneously written to zero. CLKPCE is
cleared by hardware four cycles after it is written or when CLKPS bits are written. Rewriting the
CLKPCE bit within this time-out period does neither extend the time-out period, nor clear the
CLKPCE bit.
Bit 6-4 - Reserved bits
These bits are reserved and will always read as zero.
Bits 3..0 – CLKPS3..0: Clock Prescaler Select Bits 3 - 0
These bits define the division factor between the selected clock source and the internal system
clock. These bits can be written run-time to vary the clock frequency to suit the application
requirements. As the divider divides the master clock input to the MCU, the speed of all synchro-
nous peripherals is reduced when a division factor is used. The division factors are given in
The CKDIV8 Fuse determines the initial value of the CLKPS bits. If CKDIV8 is unprogrammed,
the CLKPS bits will be reset to “0000”. If CKDIV8 is programmed, CLKPS bits are reset to
Bit
7
6
543
2
1
0
CLKPCE
–
CLKPS3
CLKPS2
CLKPS1
CLKPS0
CLKPR
Read/Write
R/W
R
R/W
Initial Value
0
See Bit Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG201HSKR-REEL | IC SWITCH QUAD SPST 16SOIC |
| ADG1406BRUZ-REEL7 | IC MULTIPLEXER 8X1 28TSSOP |
| ADG201HSJPZ | IC SWITCH QUAD SPST 20PLCC |
| ADG333ABR | IC SWITCH QUAD SPDT 20SOIC |
| ADG333ABRS | IC SWITCH QUAD SPDT 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT90USBKEY | 功能描述:開(kāi)發(fā)板和工具包 - AVR Demo board f/AVR MCU & AT90USB RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評(píng)估:ATMega32U4 核心:AVR 接口類(lèi)型:I2C, UART, USB 工作電源電壓:6 V to 20 V |
| AT90USBKEY2 | 功能描述:開(kāi)發(fā)板和工具包 - AVR AVR USB Eval Kit RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評(píng)估:ATMega32U4 核心:AVR 接口類(lèi)型:I2C, UART, USB 工作電源電壓:6 V to 20 V |
| AT-910 | 制造商:HRS 制造商全稱:HRS 功能描述:Stripline Mounting Fixed Attenuators (DC to 8 GHz) |
| AT-910(40) | 功能描述:衰減器 -IC RoHS:否 制造商:Skyworks Solutions, Inc. 最大衰減:18 dB 容差: 阻抗: 功率額定值:30 dBm 安裝風(fēng)格:SMD/SMT 工作溫度范圍:- 40 C to + 85 C |
| AT-913(40) | 功能描述:衰減器 -IC RoHS:否 制造商:Skyworks Solutions, Inc. 最大衰減:18 dB 容差: 阻抗: 功率額定值:30 dBm 安裝風(fēng)格:SMD/SMT 工作溫度范圍:- 40 C to + 85 C |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。