參數(shù)資料
型號: AT90S8535-8PI
廠商: Atmel
文件頁數(shù): 61/127頁
文件大?。?/td> 0K
描述: IC MCU 8K FLSH 8MHZ A/D IT 40DIP
標準包裝: 18
系列: AVR® 90S
核心處理器: AVR
芯體尺寸: 8-位
速度: 8MHz
連通性: SPI,UART/USART
外圍設備: 欠壓檢測/復位,POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 8KB(4K x 16)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 512 x 8
RAM 容量: 512 x 8
電壓 - 電源 (Vcc/Vdd): 4 V ~ 6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 40-DIP(0.600",15.24mm)
包裝: 管件
39
AT90S/LS8535
1041H–11/01
TEMP, interrupts must be disabled during access from the main program (and from
interrupt routines if interrupts are allowed from within interrupt routines).
TCNT1 Timer/Counter1 Write:
When the CPU writes to the high byte TCNT1H, the written data is placed in the
TEMP register. Next, when the CPU writes the low byte TCNT1L, this byte of data is
combined with the byte data in the TEMP register, and all 16 bits are written to the
TCNT1 Timer/Counter1 register simultaneously. Consequently, the high byte
TCNT1H must be accessed first for a full 16-bit register write operation.
TCNT1 Timer/Counter1 Read:
When the CPU reads the low byte TCNT1L, the data of the low byte TCNT1L is sent
to the CPU and the data of the high byte TCNT1H is placed in the TEMP register.
When the CPU reads the data in the high byte TCNT1H, the CPU receives the data
in the TEMP register. Consequently, the low byte TCNT1L must be accessed first for
a full 16-bit register read operation.
The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read
and write access. If Timer/Counter1 is written to and a clock source is selected, the
Timer/Counter1 continues counting in the timer clock cycle after it is preset with the writ-
ten value.
Timer/Counter1 Output
Compare Register – OCR1AH
AND OCR1AL
Timer/Counter1 Output
Compare Register – OCR1BH
AND OCR1BL
The output compare registers are 16-bit read/write registers.
The Timer/Counter1 Output Compare registers contain the data to be continuously com-
pared with Timer/Counter1. Actions on compare matches are specified in the
Timer/Counter1 Control and Status registers. A compare match only occurs if
Timer/Counter1 counts to the OCR value. A software write that sets TCNT1 and OCR1A
or OCR1B to the same value does not generate a compare match.
A compare match will set the compare interrupt flag in the CPU clock cycle following the
compare event.
Since the Output Compare Registers (OCR1A and OCR1B) are 16-bit registers, a tem-
porary register (TEMP) is used when OCR1A/B are written to ensure that both bytes are
updated simultaneously. When the CPU writes the high byte, OCR1AH or OCR1BH, the
data is temporarily stored in the TEMP register. When the CPU writes the low byte,
Bit
151413
12
1110
9
8
$2B ($4B)
MSB
OCR1AH
$2A ($4A)
LSB
OCR1AL
765
4321
0
Read/Write
R/W
Initial Value
000
0000
0
000
0000
0
Bit
151413
12
1110
9
8
$29 ($49)
MSB
OCR1BH
$28 ($48)
LSB
OCR1BL
765
4321
0
Read/Write
R/W
Initial Value
000
0000
0
000
0000
0
相關(guān)PDF資料
PDF描述
AT90USB1287-16AUR IC MCU AVR 128K ISP USB TQFP64
AT90USB162-16AUR IC AVR MCU 16K FLASH 32TQFP
AT91FR40162SB-CU-999 IC MCU 32BIT RISC 121BGA
AT91M40800-33AI SL383 IC ARM MCU 16BIT 100TQFP
AT91M42800A-33CJ IC ARM7 MCU 144 BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT90SA7-MLTU 功能描述:程序設計器 - 基于通用和內(nèi)存 ASICS RoHS:否 制造商:Xeltek 產(chǎn)品:Universal Device Programmers 工具用于評估:EPROM, Parallel/Serial EEPROM, FPGA, PROM, Flash, BPROM, MCUs, PLD Devices 接口類型:Parallel, USB 工作電源電壓:90 VAC to 250 VAC
AT90SC12036RU 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontroller for Smart Cards
AT90SC128112RU 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontroller for Smart Cards
AT90SC12836RCFT 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontrollers for Smart Cards
AT90SC12836RCFT_07 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontrollers for Smart Cards