- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7391BCPZ (Analog Devices Inc)IC ENCODER VIDEO W/DAC 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADV7391BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 60/108頁 |
| 文件大小： | 0K |
| 描述： | IC ENCODER VIDEO W/DAC 32LFCSP |
| 產(chǎn)品變化通告： | ADV734x, ADV739x Feature Improvement |
| 標(biāo)準包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | 機頂盒，視頻播放器，顯示器 |
| 電壓 - 電源，模擬： | 2.6 V ~ 3.46 V |
| 電壓 - 電源，數(shù)字： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 配用： | EVAL-ADV7391EBZ-ND - BOARD EVAL FOR ADV7391 ENCODER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 55 of 108
ED/HD Sinc Compensation Filter Response
Subaddress 0x33, Bit 3
The ADV739x includes a filter designed to counter the effect of
sinc roll-off in DAC 1, DAC 2, and DAC 3 while operating in
ED/HD mode. This filter is enabled by default. It can be
disabled using Subaddress 0x33, Bit 3. The benefit of the filter is
illustrated in Figure 67 and Figure 68.
Figure 67. ED/HD Sinc Compensation Filter Enabled
Figure 68. ED/HD Sinc Compensation Filter Disabled
ED/HD TEST PATTERN COLOR CONTROLS
Subaddress 0x36 to Subaddress 0x38
Three 8-bit registers at Subaddress 0x36 to Subaddress 0x38
are used to program the output color of the internal ED/HD
test pattern generator (Subaddress 0x31, Bit 2 = 1), whether it
be the lines of the crosshatch pattern or the uniform field test
pattern. They are not functional as color controls for external
pixel data input.
The values for the luma (Y) and color difference (Cr and Cb)
signals used to obtain white, black, and saturated primary and
complementary colors conform to the ITU-R BT.601-4
standard.
Table 44 shows sample color values that can be programmed
into the color registers when the output standard selection is set
to EIA770.2/EIA770.3 (Subaddress 0x30, Bits[1:0] = 00).
Table 44. Sample Color Values for EIA770.2/EIA770.3
ED/HD Output Standard Selection
Sample Color
Y Value
Cr Value
Cb Value
White
235
(0xEB)
128
(0x80)
128
(0x80)
Black
16
(0x10)
128
(0x80)
128
(0x80)
Red
81
(0x51)
240
(0xF0)
90
(0x5A)
Green
145
(0x91)
34
(0x22)
54
(0x36)
Blue
41
(0x29)
110
(0x6E)
240
(0xF0)
Yellow
210
(0xD2)
146
(0x92)
16
(0x10)
Cyan
170
(0xAA)
16
(0x10)
166
(0xA6)
Magenta
106
(0x6A)
222
(0xDE)
202
(0xCA)
COLOR SPACE CONVERSION MATRIX
Subaddress 0x03 to Subaddress 0x09
The internal color space conversion (CSC) matrix automatically
performs all color space conversions based on the input mode
programmed in the mode select register (Subaddress 0x01,
Bits[6:4]). Table 45 and Table 46 show the options available in
this matrix.
An SD color space conversion from RGB-in to YPrPb-out is
possible on the ADV7392/ADV7393. An ED/HD color space
conversion from RGB-in to YPrPb-out is not possible.
Table 45. SD Color Space Conversion Options
Input
Output1
YPrPb/RGB Out
(Subaddress 0x02,
Bit 5)
RGB In/YCrCb In
(Subaddress 0x87,
Bit 7)
YCrCb
YPrPb
1
0
YCrCb
RGB
0
RGB2
YPrPb
1
RGB2
RGB
0
1
CVBS/Y-C outputs are available for all CSC combinations.
2
Available on the ADV7392/ADV7393 (40-pin devices) only.
Table 46. ED/HD Color Space Conversion Options
Input
Output
YPrPb/RGB Out
(Subaddress 0x02, Bit 5)
YCrCb
YPrPb
1
YCrCb
RGB
0
SD Manual CSC Matrix Adjust Feature
The SD manual CSC matrix adjust feature (available for the
ADV7392 and ADV7393 only) provides custom coefficient
manipulation for RGB to YPbPr conversion (for YPbPr to RGB
conversion, this matrix adjustment is not available).
Normally, there is no need to modify the SD matrix coefficients
because the CSC matrix automatically performs the color space
conversion based on the output color space selected (see Table 46).
Note that Bit 7 in subaddress 0x87 must be set to enable RGB
input and, therefore, use the CSC manual adjustment.
FREQUENCY (MHz)
0.5
–0.5
30
5
0
G
AI
N
(
d
B)
10
15
20
25
0.4
0.1
–0.2
–0.3
–0.4
0.3
0.2
0
–0.1
06234-
068
FREQUENCY (MHz)
0.5
–0.5
30
5
0
G
AI
N
(
d
B)
10
15
20
25
0.4
0.1
–0.2
–0.3
–0.4
0.3
0.2
0
–0.1
06234-
069
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7511KSTZ | IC XMITTER HDMI 12BIT 100LQFP |
| ADV7511WBSWZ | IC XMITTER HDMI AUTO 64LQFP |
| ADV7622BSTZ-RL | IC TXRX HDMI 4:1 144LQFP |
| ADV7623BSTZ | IC TXRX HDMI 4:1 144LQFP |
| ADW54010Z-0REEL | IC SWITCH DUAL SPDT 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7391BCPZ-REEL | 功能描述:IC VIDEO ENCODER SD/HD 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7391EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391WBCPZ | 制造商:Analog Devices 功能描述: |
| ADV7391WBCPZ-RL | 制造商:Analog Devices 功能描述: |
| ADV7392 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。