- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7189BBSTZ (Analog Devices Inc)IC VIDEO DECODER SDTV 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7189BBSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO DECODER SDTV 80-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻解碼器 |
| 應(yīng)用： | 機頂盒，視頻播放器，錄音機 |
| 電壓 - 電源，模擬： | 3.15 V ~ 3.45 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
ADV7189B
Rev. B | Page 17 of 104
GLOBAL PIN CONTROL
Three-State Output Drivers
TOD, Address 0x03[6]
This bit allows the user to three-state the output drivers of the
ADV7189B.
Upon setting the TOD bit, the P[19:0], HS, VS, FIELD, and SFL
pins are three-stated.
The timing pins (HS/VS/FIELD) can be forced active via the
TIM_OE bit. For more information on three-state control, refer
to the
148H
Three-State LLC Drivers and the
149H
Timing Signals Output
Enable sections.
Individual drive strength controls are provided via the
DR_STR_XX bits.
The ADV7189B supports three-stating via a dedicated pin.
When set high, the OE pin three-states the output drivers for
P[19:0], HS, VS, FIELD, and SFL. The output drivers are three-
stated if the TOD bit or the OE pin is set high.
When TOD is 0 (default), the output drivers are enabled.
When TOD is 1, the output drivers are three-stated.
Three-State LLC Drivers
TRI_LLC, Address 0x1D[7]
This bit allows the output drivers for the LLC1 pin and LLC2
pin of the ADV7189B to be three-stated. For more information
on three-state control, refer to the
150H
Three-State Output Drivers
and the
151H
Timing Signals Output Enable sections.
Individual drive strength controls are provided via the
DR_STR_XX bits.
When TRI_LLC is 0 (default), the LLC pin drivers work
according to the DR_STR_C[1:0] setting (pin enabled).
When TRI_LLC is 1, the LLC pin drivers are three-stated.
Timing Signals Output Enable
TIM_OE, Address 0x04[3]
The TIM_OE bit should be regarded as an addition to the
TOD bit. Setting it high forces the output drivers for HS, VS,
and FIELD into the active (that is, driving) state even if the
TOD bit is set. If set to low, the HS, VS, and FIELD pins are
three-stated dependent on the TOD bit. This functionality is
useful if the decoder is to be used as a timing generator only.
This may be the case if only the timing signals are to be
extracted from an incoming signal, or if the part is in free-
run mode where a separate chip can output, for instance, a
company logo.
For more information on three-state control, refer to the
152H
Three-
State Output Drivers and the
153H
Three-State LLC Drivers sections.
Individual drive strength controls are provided via the
DR_STR_XX bits.
When TIM_OE is 0 (default), HS, VS, and FIELD are three-
stated according to the TOD bit.
When TIM_OE is 1, HS, VS, and FIELD are forced active all
the time.
Drive Strength Selection (Data)
DR_STR[1:0] Address 0xF4[5:4]
For EMC and crosstalk reasons, it can be desirable to strengthen
or weaken the drive strength of the output drivers. The
DR_STR[1:0] bits affect the P[19:0] output drivers.
For more information on three-state control, refer to the
154H
Drive
Strength Selection (Clock) and the
155H
Drive Strength Selection
(Sync) sections.
Table 11. DR_STR_C Function
DR_STR_C[1:0]
Description
00
Low drive strength (1×).
01 (default)
Medium low drive strength (2×).
10
Medium high drive strength (3×).
11
High drive strength (4×).
Drive Strength Selection (Clock)
DR_STR_C[1:0] Address 0xF4[3:2]
The DR_STR_C[1:0] bits can be used to select the strength of
the clock signal output driver (LLC pin). For more information,
refer to the
156H
Drive Strength Selection (Sync) and the
157H
Drive
Strength Selection (Data) sections.
Table 12. DR_STR_C Function
DR_STR_C[1:0]
Description
00
Low drive strength (1×).
01 (default)
Medium low drive strength (2×).
10
Medium high drive strength (3×).
11
High drive strength (4×).
Drive Strength Selection (Sync)
DR_STR_S[1:0] Address 0xF4[1:0]
The DR_STR_S[1:0] bits allow the user to select the strength of
the synchronization signals with which HS, VS, and F are driven.
For more information, refer to the
158H
Drive Strength Selection
(Clock) and the
159H
Drive Strength Selection (Data) sections.
Table 13. DR_STR_S Function
DR_STR_S[1:0]
Description
00
Low drive strength (1×).
01 (default)
Medium low drive strength (2×).
10
Medium high drive strength (3×).
11
High drive strength (4×).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7343BSTZ | IC ENCODER VIDEO W/DAC 64-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7189BBSTZ268H | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ268H2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BKST | 制造商:Analog Devices 功能描述: |
| ADV7189BKSTZ | 功能描述:IC DECODER VIDEO W/ADC 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189BKSTZ10F | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。