- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1901 > ADV611JSTZ (Analog Devices Inc)IC CCTV DGTL VIDEO CODEC 120LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV611JSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCTV DGTL VIDEO CODEC 120LQFP |
| 標準包裝： | 1 |
| 類型： | 視頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 8 b |
| 三角積分調變： | 無 |
| 電壓 - 電源，數(shù)字： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP |
| 供應商設備封裝： | 120-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
ADV611/ADV612
–40–
REV. 0
Host Interface (Indirect Address, Indirect Register Data and Interrupt Mask/Status) Register Timing
The diagrams in this section show transfer timing for host read and write accesses to all of the ADV611/ADV612’s direct registers,
except the Compressed Data register. Accesses to the Indirect Address, Indirect Register Data, and Interrupt Mask/Status registers
are slower than access timing for the Compressed Data register. For information on access timing for the Compressed Data direct
register, see the Host Interface (Compressed Data) Register Timing section. Note that for accesses to the Indirect Address, Indirect
Register Data and Interrupt Mask/Status registers, your system MUST observe ACK and RD or WR assertion timing.
Table XXVI. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Read Timing Parameters
Parameter
Description
Min
Max
Unit
tRD_D_RDC
RD Signal, Direct Register, Read Cycle Time (at 27 MHz VCLK)
N/A
1
N/A
ns
tRD_D_PWA
RD Signal, Direct Register, Pulsewidth Asserted (at 27 MHz VCLK)
N/A
1
N/A
ns
tRD_D_PWD
RD Signal, Direct Register, Pulsewidth Deasserted (at 27 MHz VCLK)
5
N/A
ns
tADR_D_RDS
ADR Bus, Direct Register, Read Setup
2
N/A
ns
tADR_D_RDH
ADR Bus, Direct Register, Read Hold
2
N/A
ns
tDATA_D_RDD
DATA Bus, Direct Register, Read Delay
N/A
171.6
2, 3
ns
tDATA_D_RDOH
DATA Bus, Direct Register, Read Output Hold (at 27 MHz VCLK)
26
N/A
ns
tRD_D_WRT
WR Signal, Direct Register, Read-to-Write Turnaround (at 27 MHz VCLK)
48.7
4
N/A
ns
tACK_D_RDD
ACK Signal, Direct Register, Read Delayed (at 27 MHz VCLK)
8.6
287.1
5, 6
ns
tACK_D_RDOH
ACK Signal, Direct Register, Read Output Hold (at 27 MHz VCLK)
11
N/A
ns
NOTES
1
RD input must be asserted (low) until ACK is asserted (low).
2Maximum t
DATA_D_RDD varies with VCLK according to the formula: t DATA_D_RDD (MAX) = 4 (VCLK Period) +16.
3During STATS_R deasserted (low) conditions, t
DATA_D_RDD may be as long as 52 VCLK periods.
4Minimum t
RD_D_WRT varies with VCLK according to the formula: t RD_D_WRT (MIN) = 1.5 (VCLK Period) –4.1.
5Maximum t
ACK_D_RDD varies with VCLK according to formula: t ACK_D_RDD (MAX) = 7 (VCLK Period) +14.8.
6During STATS_R deasserted (low) conditions, t
ACK_D_RDD may be as long as 52 VCLK periods.
VALID
(I) ADR,
BE, CS
(I)
RD
(O) DATA
(O)
ACK
(I)
WR
t
ADR D RDS
t
ACK D RDOH
t
RD D RDC
t
RD D PWA
t
RD D PWD
t
ADR D RDH
t
DATA D RDD
t
DATA D RDOH
t
RD D WRT
t
ACK D RDD
Figure 32. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Read Transfer Timing
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7120KPZ30 | IC DAC VIDEO 3CH 30MHZ 44PLCC |
| ADV7125WBCPZ170 | IC DAC VIDEO 3-CH 330MHZ 48VFQFN |
| ADV7171KSZ-REEL | IC DAC VIDEO ENC NTSC 44-MQFP |
| ADV7172KSTZ-REEL | IC DAC VIDEO NTSC 6-CH 48-LQFP |
| ADV7177KSZ-REEL | IC DAC VIDEO NTSC 3-CH 44MQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV611JSTZ | 制造商:Analog Devices 功能描述:IC VIDEO CODEC |
| ADV612 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Closed Circuit TV Digital Video Codec |
| ADV612BST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:INDUSTRIAL GRADE CCTV DIGITAL VID CODEC - Tape and Reel |
| ADV65056509 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909302 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。