參數(shù)資料
型號(hào)： ADV611JSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 28/46頁(yè)
文件大?。?/td> 0K
描述： IC CCTV DGTL VIDEO CODEC 120LQFP
標(biāo)準(zhǔn)包裝： 1
類型： 視頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 8 b
三角積分調(diào)變： 無(wú)
電壓 - 電源，數(shù)字： 4.5 V ~ 5.5 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 120-LQFP
供應(yīng)商設(shè)備封裝： 120-LQFP（14x14）
包裝： 托盤
ADV611/ADV612
–34–
REV. 0
TIMING PARAMETERS
This section contains signal timing information for the ADV611/ADV612. Timing descriptions for the following items appear in this
section:
Clock signal timing
Video data transfer timing (CCIR-656, and Multiplexed Philips formats)
Host data transfer timing (direct register read/write access)
Clock Signal Timing
The diagram in this section shows timing for VCLK input and VCLKO output. All output values assume a maximum pin
loading of 50 pF.
Table XVII. Video Clock Period, Frequency, Drift and Jitter
Min VCLK_CYC
Nominal VCLK_CYC
Max VCLK_CYC
Video Format
Period
Period (Frequency)
Period
1, 2
CCIR-601 PAL
35.2 ns
37 ns (27 MHz)
38.9 ns
CCIR-601 NTSC
35.2 ns
37 ns (27 MHz)
38.9 ns
NOTES
1VCLK Period Drift =
±0.1 (VCLK_CYC/field.
2VCLK edge-to-edge jitter = 1 ns.
Table XVIII. Video Clock Duty Cycle
Min
Nominal
Max
VCLK Duty Cycle
1
(40%)
(50%)
(60%)
NOTE
1VCLK Duty Cycle = t
VCLK_HI/(tVCLK_LO) × 100.
Table XIX. Video Clock Timing Parameters
Parameter
Description
Min
Max
Unit
tVCLK_CYC
VCLK Signal, Cycle Time (1/Frequency) at 27 MHz
(See Video Clock Period Table)
tVCLKO_D0
VCLKO Signal, Delay (when VCLK2 = 0) at 27 MHz
10
29
ns
tVCLKO_D1
VCLKO Signal, Delay (when VCLK2 = 1) at 27 MHz
10
29
ns
TEST CONDITIONS
Figure 22 shows test condition voltage reference and device
loading information. These test conditions consider an output
as disabled when the output stops driving and goes from the
measured high or low voltage to a high impedance state. Tests
measure output disable time (tDISABLE) as the time between the
reference input signal crossing +1.5 V and the time that the
output reaches the high impedance state (also +1.5 V). Simi-
larly, these tests conditions consider an output as enabled when
the output leaves the high impedance state and begins driving a
measured high or low voltage. Tests measure output enable time
(tENABLE) as the time between the reference input signal crossing
+1.5 V and the time that the output reaches the measured high
or low voltage.
INPUT
REFERENCE
SIGNAL
OUTPUT
SIGNAL
t
DISABLED
t
ENABLED
1.5V
VOH
VOL
VIH
VIL
1.5V
INPUT & OUTPUT VOLTAGE/TIMING REFERENCES
DEVICE LOADING FOR AC MEASUREMENTS
TO
OUTPUT
PIN
2pF
+1.5V
IOL
IOH
Figure 22. Test Condition Voltage Reference and Device Loading
相關(guān)PDF資料
PDF描述
ADV7120KPZ30 IC DAC VIDEO 3CH 30MHZ 44PLCC
ADV7125WBCPZ170 IC DAC VIDEO 3-CH 330MHZ 48VFQFN
ADV7171KSZ-REEL IC DAC VIDEO ENC NTSC 44-MQFP
ADV7172KSTZ-REEL IC DAC VIDEO NTSC 6-CH 48-LQFP
ADV7177KSZ-REEL IC DAC VIDEO NTSC 3-CH 44MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV611JSTZ 制造商:Analog Devices 功能描述:IC VIDEO CODEC
ADV612 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Closed Circuit TV Digital Video Codec
ADV612BST 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:INDUSTRIAL GRADE CCTV DIGITAL VID CODEC - Tape and Reel
ADV65056509 制造商:LG Corporation 功能描述:Frame Assembly
ADV65909302 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*