- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADUC843BSZ62-5 (Analog Devices Inc)IC ADC 12BIT W/FLASH MCU 52-MQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC843BSZ62-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 49/88頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT W/FLASH MCU 52-MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16.78MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | DMA，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器容量： | 62KB（62K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 52-QFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 738 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 53 of 88
WATCHDOG TIMER
The purpose of the watchdog timer is to generate a device reset
or interrupt within a reasonable amount of time if the ADuC841/
ADuC842/ADuC843 enter an erroneous state, possibly due to a
programming error or electrical noise. The watchdog function
can be disabled by clearing the WDE (watchdog enable) bit in
the watchdog control (WDCON) SFR. When enabled, the
watchdog circuit generates a system reset or interrupt (WDS) if
the user program fails to set the watchdog (WDE) bit within a
predetermined amount of time (see PRE3-0 bits in Table 23.
The watchdog timer is clocked directly from the 32 kHz
external crystal on the ADuC842/ADuC843. On the ADuC841,
the watchdog timer is clocked by an internal R/C oscillator at
32 kHz ±10%. The WDCON SFR can be written only by user
software if the double write sequence described in WDWR
below is initiated on every write access to the WDCON SFR.
WDCON Watchdog Timer
Control Register
SFR Address
C0H
Power-On Default
10H
Bit Addressable
Yes
Table 23. WDCON SFR Bit Designations
Bit No.
Name
Description
7
PRE3
Watchdog Timer Prescale Bits.
6
PRE2
The watchdog timeout period is given by the equation
tWD = (2PRE × (29/ fXTAL))
5
PRE1
(0 – PRE – 7; fXTAL = 32.768 kHz (ADuC842/ADuC843), or 32kHz ± 10%(ADuC841) )
PRE3
PRE2
PRE1
PRE0
Timeout Period (ms)
Action
0
15.6
Reset or Interrupt
0
1
31.2
Reset or Interrupt
0
1
0
62.5
Reset or Interrupt
0
1
125
Reset or Interrupt
0
1
0
250
Reset or Interrupt
0
1
0
1
500
Reset or Interrupt
0
1
0
1000
Reset or Interrupt
0
1
2000
Reset or Interrupt
1
0
0.0
Immediate Reset
4
PRE0
PRE3–0 > 1000
Reserved
3
WDIR
Watchdog Interrupt Response Enable Bit.
If this bit is set by the user, the watchdog generates an interrupt response instead of a system reset when the
watchdog timeout period has expired. This interrupt is not disabled by the CLR EA instruction, and it is also a fixed,
high priority interrupt. If the watchdog is not being used to monitor the system, it can be used alternatively as a
timer. The prescaler is used to set the timeout period in which an interrupt will be generated.
2
WDS
Watchdog Status Bit.
Set by the watchdog controller to indicate that a watchdog timeout has occurred.
Cleared by writing a 0 or by an external hardware reset. It is not cleared by a watchdog reset.
1
WDE
Watchdog Enable Bit.
Set by the user to enable the watchdog and clear its counters. If this bit is not set by the user within the watchdog
timeout period, the watchdog generates a reset or interrupt, depending on WDIR.
Cleared under the following conditions: user writes 0, watchdog reset (WDIR = 0); hardware reset; PSM interrupt.
Watchdog Write Enable Bit.
To write data to the WDCON SFR involves a double instruction sequence. The WDWR bit must be set and the very
next instruction must be a write instruction to the WDCON SFR.
For example:
CLR
EA
;disable interrupts while writing
;to WDT
SETB
WDWR
;allow write to WDCON
MOV
WDCON,#72H
;enable WDT for 2.0s timeout
0
WDWR
SETB
EA
;enable interrupts again (if rqd)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC845BCPZ62-5 | IC FLASH MCU W/24BIT ADC 56-CSP |
| ADUC847BCPZ62-5 | IC MCU FLASH W/24BIT ADC 56-CSP |
| ADV202BBCZ-135 | IC CODEC VIDEO 135MHZ 144CSPBGA |
| ADV212BBCZ-115 | IC CODEC VID JPEG 2000 121CSPBGA |
| ADV3002BSTZ-RL | IC SWITCH HDMI/DVI 4:1 80-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC844 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP62-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP62-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。