參數(shù)資料
型號(hào): ADP5589ACBZ-02-R7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 38/52頁(yè)
文件大?。?/td> 0K
描述: IC PORT EXPANDER 19I/O 25WLSCP
產(chǎn)品變化通告: 8mm Carrier Tape Changes 28/Feb/2012
標(biāo)準(zhǔn)包裝: 3,000
系列: *
Data Sheet
ADP5589
Rev. B | Page 43 of 52
CLOCK_DIV_CFG Register 0x43
Table 75. CLOCK_DIV_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
CLK_INV
R/W
Inverts the divided down clock signal.
[5: 1]
CLK_DIV[4:0]
R/W
Defines the divide down scale of the externally supplied clock.
00000 = divide by 1 (pass-through).
00001 = divide by 2.
00010 = divide by 3.
00011 = divide by 4.
11111 = divide by 32.
0
CLK_DIV_EN
R/W
Enables the clock divider circuit to divide down the externally supplied clock signal.
LOGIC_1_CFG Register 0x44
Table 76. LOGIC_1_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
LY1_INV
R/W
0 = LY1 output not inverted before passing into Logic Block 1.
1 = inverts output LY1 from Logic Block 1.
5
LC1_INV
R/W
0 = LC1 input not inverted before passing into Logic Block 1.
1 = inverts input LC1 before passing it into Logic Block 1.
4
LB1_INV
R/W
0 = LB1 input not inverted before passing into Logic Block 1.
1 = inverts input LB1 before passing it into Logic Block 1.
3
LA1_INV
R/W
0 = LA1 input not inverted before passing into Logic Block 1.
1 = inverts input LA1 before passing it into Logic Block 1.
[2: 0]
LOGIC1_SEL[2:0]
R/W
Configures the digital mux for Logic Block 1.
000 = off/disable.
001 = AND1.
010 = OR1.
011 = XOR1.
100 = FF1.
101 = IN_LA1.
110 = IN_LB1.
111 = IN_LC1.
LOGIC_2_CFG Register 0x45
Table 77. LOGIC_2_CFG Bit Descriptions
Bits
Name
R/W
Description
7
LY1_CASCADE
R/W
0 = use Input LA2 for Logic Block 2.
1 = use Output LY1 from Logic Block 1 instead of LA2 as the input for Logic Block 2.
The R0 pin can be used as GPIO or key when cascade is in use.
6
LY2_INV
R/W
0 = LY2 input not inverted before passing into Logic Block 2.
1 = inverts Output LY2 from Logic Block 2.
5
LC2_INV
R/W
0 = LC2 input not inverted before passing into Logic Block 2.
1 = inverts Input LC2 before passing it into Logic Block 2.
4
LB2_INV
R/W
0 = LB2 input not inverted before passing into Logic Block 2.
1 = inverts Input LB2 before passing it into Logic Block 2.
3
LA2_INV
R/W
0 = LA2 input not inverted before passing into Logic Block 2.
1 = inverts Input LA2 before passing it into Logic Block 2.
相關(guān)PDF資料
PDF描述
V110B48H150B CONVERTER MOD DC/DC 48V 150W
V150B3V3H100BG3 CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BG2 CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BG CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BF3 CONVERTER MOD DC/DC 3.3V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5589ACPZ 制造商:Analog Devices 功能描述:I/O EXPANDER 19IO KEY DECODER 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface Type:I2C, Supply Voltage Min:1.65V, Supply Voltage Max:3.6V, Digital IC Case Style:LFCSP, No. of Pins:24, No. of I/O's:19, MSL:MSL 3 - 168 hours, SVHC:No
ADP5589ACPZ-00-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589ACPZ-01-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589ACPZ-02-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源