- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11772 > ADP5589ACBZ-02-R7 (Analog Devices Inc)IC PORT EXPANDER 19I/O 25WLSCP PDF資料下載
參數(shù)資料
| 型號： | ADP5589ACBZ-02-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PORT EXPANDER 19I/O 25WLSCP |
| 產(chǎn)品變化通告： | 8mm Carrier Tape Changes 28/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
ADP5589
Rev. B | Page 19 of 52
REGISTER INTERFACE
serial interface. The interface can support clock frequencies of
up to 1 MHz. If the user is accessing the FIFO or key event
counter (KEC), FIFO/KEC updates are paused. If the clock
frequency is very low, events may not be recorded in a timely
manner. FIFO or KEC updates can happen up to 23 μs after an
interrupt is asserted because of the number of I2C cycles required
to perform an I2C read or write. This delay should not present
an issue to the user.
Figure 27 shows a typical write sequence for programming an
internal register. The cycle begins with a start condition, followed
by the hard coded 7-bit device address, which for the ADP5589
is 0x34, followed by the R/W bit set to 0 for a write cycle. The
ADP5589 acknowledges the address byte by pulling the data line
low. The address of the register to which data is to be written is
sent next. The ADP5589 acknowledges the register pointer byte
by pulling the data line low. The data byte to be written is sent
next. The ADP5589 acknowledges the data byte by pulling the
data line low. A stop condition completes the sequence.
Figure 28 shows a typical multibyte write sequence for program-
ming internal registers. The cycle begins with a start condition
followed by the 7-bit device address (0x34), followed by the
R/W bit set to 0 for a write cycle. The ADP5589 acknowledges
the address byte by pulling the data line low. The address of the
register to which data is to be written is sent next. The ADP5589
acknowledges the register pointer byte by pulling the data line
low. The data byte to be written is sent next. The ADP5589
acknowledges the data byte by pulling the data line low. The
pointer address is then incremented to write the next data byte,
until it finishes writing the n data byte. The ADP5589 pulls the
data line low after every byte, and a stop condition completes
the sequence.
Figure 29 shows a typical byte read sequence for reading internal
registers. The cycle begins with a start condition followed by the
7-bit device address (0x34), followed by the R/W bit set to 0 for
a write cycle. The ADP5589 acknowledges the address byte by
pulling the data line low. The address of the register from which
data is to be read is sent next. The ADP5589 acknowledges the
register pointer byte by pulling the data line low. A start condi-
tion is repeated, followed by the 7-bit device address (0x34),
followed by the R/W bit set to 1 for a read cycle. The ADP5589
acknowledges the address byte by pulling the data line low. The
8-bit data is then read. The host pulls the data line high (no
acknowledge), and a stop condition completes the sequence.
START
0 = WRITE
7-BIT DEVICE ADDRESS
ADP5589 ACK
8-BIT REGISTER POINTER
8-BIT WRITE DATA
00
0
ADP5589 ACK
STOP
097
14-
02
6
Figure 27. I2C Single-Byte Write Sequence
START
0 = WRITE
7-BIT DEVICE ADDRESS
ADP5589 ACK
8-BIT REGISTER POINTER
WRITE BYTE 1
WRITE BYTE 2
WRITE BYTE n
00
0
ADP5589 ACK
STOP
0971
4-
028
Figure 28. I2C Multibyte Write Sequence
START
0 = WRITE
7-BIT DEVICE ADDRESS
ADP5589 ACK
8-BIT REGISTER POINTER
8-BIT READ DATA
00
0
1
0
1
REPEAT START
1 = READ
ADP5589 ACK
NO ACK
STOP
0971
4-
027
Figure 29. I2C Single-Byte Read Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110B48H150B | CONVERTER MOD DC/DC 48V 150W |
| V150B3V3H100BG3 | CONVERTER MOD DC/DC 3.3V 100W |
| V150B3V3H100BG2 | CONVERTER MOD DC/DC 3.3V 100W |
| V150B3V3H100BG | CONVERTER MOD DC/DC 3.3V 100W |
| V150B3V3H100BF3 | CONVERTER MOD DC/DC 3.3V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5589ACPZ | 制造商:Analog Devices 功能描述:I/O EXPANDER 19IO KEY DECODER 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface Type:I2C, Supply Voltage Min:1.65V, Supply Voltage Max:3.6V, Digital IC Case Style:LFCSP, No. of Pins:24, No. of I/O's:19, MSL:MSL 3 - 168 hours, SVHC:No |
| ADP5589ACPZ-00-R7 | 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ADP5589ACPZ-01-R7 | 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ADP5589ACPZ-02-R7 | 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ADP5589CP-EVALZ | 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。