參數(shù)資料
型號(hào): ADP5589ACBZ-02-R7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 10/52頁(yè)
文件大小: 0K
描述: IC PORT EXPANDER 19I/O 25WLSCP
產(chǎn)品變化通告: 8mm Carrier Tape Changes 28/Feb/2012
標(biāo)準(zhǔn)包裝: 3,000
系列: *
ADP5589
Data Sheet
Rev. B | Page 18 of 52
RESET_PULSE_WIDTH[1:0]
RESET_TRIGGER_TIME[2:0]
RESET1_EVENT_A[7:0]
RESET1_EVENT_B[7:0]
RESET1_EVENT_C[7:0]
KEY
SCAN
CONTROL
RST_PASSTHRU_EN
RST
(R4)
RESET1
GPI
SCAN
CONTROL
LOGIC
BLOCK
CONTROL
RESET2_EVENT_A[7:0]
RESET2_EVENT_B[7:0]
(C4)
RESET2
RESET1_
INITIATE
RESET2_
INITIATE
RESET
GEN 2
RESET
GEN 1
09714-
024
Figure 25. Reset Blocks
The RESET1 signal uses I/O Pin R4 as its output. A pass-
through mode allows the main RST pin to be output on the
R4 pin also.
The RESET2 signal uses I/O Pin C4 as its output.
The reset generation signals are useful in situations where the
system processor has locked up and the system is unresponsive
to input events. The user can press one of the reset event combina-
tions and initiate a system-wide reset. This alleviates the need
for removing the battery from the system and performing a
hard reset.
It is not recommended to use the immediate trigger time (see
the details of the RESET_CFG Register, 0x3D, in Table 69)
because this setting may cause false triggering.
INTERRUPTS
The INT pin can be asserted low if any of the internal interrupt
sources is active. The user can select which internal interrupts
interact with the external interrupt pin in register INT_EN
(Address 0x4E, Bits[7:0]) (refer to Table 86). allows the user to
choose whether the external interrupt pin remains asserted, or
deasserts for 50 s, then reasserts, in the case that there are
multiple internal interrupts asserted, and one is cleared (refer
EVENT_INT
EVENT_IEN
INT DRIVE
INT
INT_CFG
GPI_INT
GPI_IEN
LOGIC1_INT
LOGIC2_INT
LOGIC1_IEN
LOGIC2_IEN
OVRFLOW_INT
OVRFLOW_IEN
LOCK_INT
LOCK_IEN
09714-
025
Figure 26. Asserting INT Low
相關(guān)PDF資料
PDF描述
V110B48H150B CONVERTER MOD DC/DC 48V 150W
V150B3V3H100BG3 CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BG2 CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BG CONVERTER MOD DC/DC 3.3V 100W
V150B3V3H100BF3 CONVERTER MOD DC/DC 3.3V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5589ACPZ 制造商:Analog Devices 功能描述:I/O EXPANDER 19IO KEY DECODER 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface 制造商:Analog Devices 功能描述:I/O EXPANDER, 19IO, KEY DECODER, 24LFCSP, Chip Configuration:8bit, IC Interface Type:I2C, Supply Voltage Min:1.65V, Supply Voltage Max:3.6V, Digital IC Case Style:LFCSP, No. of Pins:24, No. of I/O's:19, MSL:MSL 3 - 168 hours, SVHC:No
ADP5589ACPZ-00-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589ACPZ-01-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589ACPZ-02-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源