參數(shù)資料
型號(hào): ADN2819ACPZ-CML-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/24頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK/DATA RECOVERY 48LFCSP
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
主要目的: SONET/SDH,STM
輸入: CML
輸出: CML
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.7GHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP
包裝: 帶卷 (TR)
ADN2819
Rev. B | Page 16 of 24
50
50
QUANTIZER
+
ADN2819
VREF
NIN
PIN
50
50
VCC
TDINP/N
LOOPEN
BYPASS
CDR
RETIMED
DATA
CLK
0
1
10
DATAOUTP/N
CLKOUTP/N SQUELCH
FROM
QUANTIZER
OUTPUT
02999-B
-021
Figure 21. Test Modes
SQUELCH MODE
When the squelch input is driven to a TTL high state, the clock
and data outputs are set to the zero state to suppress down-
stream processing. If desired, this pin can be directly driven by
the LOS (loss of signal) detector output (SDOUT). If the
squelch function is not required, the pin should be tied to VEE.
TEST MODES: BYPASS AND LOOPBACK
When the bypass input is driven to a TTL high state, the
quantizer output is connected directly to the buffers driving the
data out pins, thus bypassing the clock recovery circuit (see
Figure 21). This feature can help the system deal with
nonstandard bit rates.
The loopback mode can be invoked by driving the LOOPEN
pin to a TTL high state, which facilitates system diagnostic
testing. This connects the test inputs (TDINP/N) to the clock
and data recovery circuit (per Figure 21). The test inputs have
internal 50 terminations, and can be left floating when not in
use. TDINP/N are CML inputs and can only be dc-coupled
when being driven by CML outputs. The TDINP/N inputs must
be ac-coupled if driven by anything other than CML outputs.
Bypass and loopback modes are mutually exclusive: only one of
these modes can be used at any given time. The ADN2819 is put
into an indeterminate state if both the BYPASS and LOOPEN
pins are set to Logic 1 at the same time.
相關(guān)PDF資料
PDF描述
MS27484T24B35SC CONN PLUG 128POS STRAIGHT W/SCKT
MS27484T24B35SB CONN PLUG 128POS STRAIGHT W/SCKT
MS27473E24B35SB CONN PLUG 128POS STRAIGHT W/SCKT
ADN2818ACPZ-RL7 IC CLOCK/DATA RECOVERY 32-LFCSP
MS27472E24B35SA CONN RCPT 128POS WALL MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2819ACPZ-CML-RL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2820 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter
ADN2820ACHIPS 制造商:Analog Devices 功能描述:
ADN2820S21 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter
ADN2821 制造商:AD 制造商全稱:Analog Devices 功能描述:11.1 Gbps 3.3V Transimpedance Amplifier