- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9659 > ADN2819ACPZ-CML-RL (Analog Devices Inc)IC CLOCK/DATA RECOVERY 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADN2819ACPZ-CML-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 48LFCSP |
| 標準包裝： | 2,500 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STM |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP |
| 包裝： | 帶卷 (TR) |
ADN2819
Rev. B | Page 14 of 24
FUNCTIONAL DESCRIPTION
MULTIRATE CLOCK AND DATA RECOVERY
The ADN2819 will recover clock and data from serial bit
streams at OC-3, OC-12, OC-48, and GbE data rates as well as
the 15/14 FEC rates. The output of the 2.5 GHz VCO is divided
down in order to support the lower data rates. The data rate is
selected by the SEL[2..0] inputs (see Table 5).
Table 5. Data Rate Selection
SEL[2..0]
Rate
Frequency (MHz)
000
OC-48
2488.32
001
GbE
1250.00
010
OC-12
622.08
011
OC-3
155.52
100
OC-48 FEC
2666.06
101
GbE FEC
1339.29
110
OC-12 FEC
666.51
111
OC-3 FEC
166.63
LIMITING AMPLIFIER
The limiting amplifier has differential inputs (PIN/NIN) that
are internally terminated with 50 to an on-chip voltage
reference (VREF = 0.6 V typically). These inputs are normally
ac-coupled, although dc-coupling is possible as long as the input
common-mode voltage remains above 0.4 V (see Figure 26,
section). Input offset is factory trimmed to achieve better than
4 mV typical sensitivity with minimal drift. The limiting
amplifier can be driven differentially or single-ended.
SLICE ADJUST
The quantizer slicing level can be offset by ±100 mV to mitigate
the effect of amplified spontaneous emission (ASE) noise by
applying a differential voltage input of ±0.8 V to SLICEP/N
inputs. If no adjustment of the slice level is needed, SLICEP/N
should be tied to VCC.
LOSS OF SIGNAL (LOS) DETECTOR
The receiver front end level signal detect circuit indicates when
the input signal level has fallen below a user adjustable
threshold. The threshold is set with a single external resistor
from Pin 1, THRADJ, to GND. The LOS comparator trip point
versus the resistor value is illustrated in Figure 4 (this is only
valid for SLICEP = SLICEN = VCC). If the input level to the
ADN2819 drops below the programmed LOS threshold,
SDOUT (Pin 45) will indicate the loss of signal condition with a
Logic 1. The LOS response time is ~300 ns by design, but it is
dominated by the RC time constant in ac-coupled applications.
If the LOS detector is used, the quantizer slice adjust pins must
both be tied to VCC. This is to avoid interaction with the LOS
threshold level.
Note that it is not expected to use both LOS and slice adjust at
the same time. Systems with optical amplifiers need the slice
adjust to evade ASE. However, a loss of signal in an optical link
that uses optical amplifiers causes the optical amplifier output
to be full-scale noise. Under this condition, the LOS would not
detect the failure. In this case, the loss of lock signal indicates
the failure because the CDR circuitry is unable to lock onto a
signal that is full-scale noise.
REFERENCE CLOCK
There are three options for providing the reference frequency to
the ADN2819: differential clock, single-ended clock, or crystal
oscillator. See Figure 17, Figure 18, and Figure 19 for example
configurations.
100k
100k
BUFFER
ADN2819
VCC/2
REFCLKN
REFCLKP
CRYSTAL
OSCILLATOR
XO1
XO2
VCC
REFSEL
02999-B
-017
Figure 17. Differential REFCLK Configuration
OUT
100k
100k
BUFFER
ADN2819
VCC/2
REFCLKN
REFCLKP
CRYSTAL
OSCILLATOR
XO1
XO2
VCC
REFSEL
CLK
OSC
VCC
NC
02999-B
-018
Figure 18. Single-Ended REFCLK Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484T24B35SC | CONN PLUG 128POS STRAIGHT W/SCKT |
| MS27484T24B35SB | CONN PLUG 128POS STRAIGHT W/SCKT |
| MS27473E24B35SB | CONN PLUG 128POS STRAIGHT W/SCKT |
| ADN2818ACPZ-RL7 | IC CLOCK/DATA RECOVERY 32-LFCSP |
| MS27472E24B35SA | CONN RCPT 128POS WALL MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2819ACPZ-CML-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2820 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter |
| ADN2820ACHIPS | 制造商:Analog Devices 功能描述: |
| ADN2820S21 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter |
| ADN2821 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11.1 Gbps 3.3V Transimpedance Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。