參數(shù)資料
型號(hào): ADE7169ASTF16
廠商: ANALOG DEVICES INC
元件分類: 模擬信號(hào)調(diào)理
英文描述: Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
中文描述: ANALOG CIRCUIT, PQFP64
封裝: MS-026BCD, LQFP-64
文件頁(yè)數(shù): 82/140頁(yè)
文件大?。?/td> 1359K
代理商: ADE7169ASTF16
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
ADE7169F16
Preliminary Technical Data
INTERRUPT SYSTEM
The unique power management architecture of the
ADE7169F16 includes an operating mode where the 8052 MCU
core is shut down, PSM2. There are events that can be
configured to wake the 8052 MCU core from the PSM2
operating mode where the MCU core is shut down. A
distinction is drawn here between events that can trigger the
wakeup of the 8052 MCU core and events that can trigger an
interrupt when the MCU core is active. Events that can wake
the core are referred to as
wakeup events
while events that can
interrupt the program flow when the MCU is active are called
interrupts
. See the 3.3V Peripherals and Wakeup Events section
to learn more about events that can wake the 8052 core from
PSM2.
Rev. PrD | Page 82 of 140
The ADE7169F16 provides 12 interrupt sources with three
priority levels. The power management interrupt is alone at the
highest priority level. The other two priority levels are
configurable through the Interrupt priority SFR (IP, 0xB8) and
Interrupt Enable and Priority 2 SFR (IEIP2, 0xA9).
STANDARD 8051 INTERRUPT ARCHITECTURE
The 8051 standard interrupt architecture includes two tiers of
interrupts, where some interrupts are assigned a high priority
and others are assigned a low priority.
Priority 0
Priority 1
High
Low
Figure 60: Standard 8051 Interrupt Priority Levels
A Priority 1 interrupt can interrupt the service routine of a
Priority 0 interrupt, and if two interrupts of different priorities
occur at the same time, the Priority 1 interrupt is serviced first.
An interrupt cannot be interrupted by another interrupt of the
same priority level. If two interrupts of the same priority level
occur simultaneously, a polling sequence is observed. See the
Interrupt Priority section.
ADE7169F16 INTERRUPT ARCHITECTURE
The ADE7169F16 provides advanced power supply monitoring
features. To ensure a fast response to time critical power supply
issues, such as a loss of line power, the power supply monitoring
interrupt should be able to interrupt any interrupt service
routine. In order to enable the user to make full use of the
standard 8051 interrupt priority levels, an additional priority
level was added for the power supply management, PSM,
interrupt. The PSM interrupt is the only interrupt at this highest
interrupt priority level.
Priority 0
Priority 1
PSM
High
Low
Figure 61: ADE7169F16 Interrupt Architecture
See the Power Supply Monitor Interrupt (PSM) section for
more information on the PSM interrupt.
INTERRUPT SFR REGISTER LIST
The control and configuration of the interrupt system is carried out through three interrupt-related SFRs:
SFR
Address
Default
Value
Bit
Addressable
Description
IE
IP
IEIP2
0xA8
0xB8
0xA9
0x00
0x00
0xA0
Yes
Yes
No
Interrupt Enable Register
Interrupt Priority Register
Secondary Interrupt Enable
Register
WDCON
0xC0
0x10
Yes
Watchdog timer configuration
Table 62. Interrupt Enable SFR (IE, 0xA8)
Bit Location
Bit Addr.
7
0xAF
Bit Name
EA
Description
Set by the user to enable all interrupt sources.
Cleared by the user to disable all interrupt sources.
Set by the user to enable the temperature ADC interrupt.
Set by the user to enable the Timer 2 interrupt.
Set by the user to enable the UART serial port interrupt.
Set by the user to enable the Timer 1 interrupt.
Set by the user to enable External Interrupt 1 (INT1).
Set by the user to enable the Timer 0 interrupt.
6
5
4
3
2
1
0xAE
0xAD
0xAC
0xAB
0xAA
0xA9
ETEMP
ET2
ES
ET1
EX1
ET0
相關(guān)PDF資料
PDF描述
ADE7169ASTF16-RL Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16 Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16-RL Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169F16 Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7751 Energy Metering IC with On-Chip Fault Detection
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADE7169ASTF16-RL 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16 功能描述:IC ENERGY METER 1PHASE 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
ADE7169ASTZF16-RL 功能描述:IC ENERGY METER 1PHASE 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
ADE7169F16 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE75 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver