- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384090 > ADC1215S105HN (NXP Semiconductors N.V.) Single 12-bit ADC 105 Msps with Input Buffer CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1215S105HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Single 12-bit ADC 105 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1215S105HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-6.html<1<Always Pb-free,;ADC1215S105HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁數(shù)： | 4/42頁 |
| 文件大?。?/td> | 292K |
| 代理商： | ADC1215S105HN |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
ADC1215S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 13 January 2011
4 of 42
NXP Semiconductors
ADC1215S series
Single 12-bit ADC; input buffer; CMOS or LVDS DDR digital output
6. Pinning information
6.1 Pinning
6.2 Pin description
Table 2.
Symbol
REFB
REFT
AGND
VCM
VDDA5V
AGND
INM
INP
AGND
VDDA3V
VDDA3V
CLKP
CLKM
DEC
OE
PWD
Fig 2.
Pin configuration with CMOS digital outputs
selected
Fig 3.
Pin configuration with LVDS/DDR digital
outputs selected
ADC1215S
HVQFN40
D7
D6
D5
D4
D3
D2
D1
D0
n.c.
n.c.
VDDA3V
INP
INM
AGND
VDDA5V
VCM
AGND
REFT
REFB
C
C
Transparent top view
D
P
D
D
D
D
V
S
S
S
O
O
V
n
D
10
21
9
22
8
23
7
24
6
25
5
26
4
27
3
28
2
29
1
30
1
1
1
1
1
1
1
1
1
2
4
3
3
3
3
3
3
3
3
3
AGND
terminal 1
index area
005aaa141
O
C
ADC1215S
HVQFN40
D6_D7_M
D6_D7_P
D4_D5_M
D4_D5_P
D2_D3_M
D2_D3_P
D0_D1_M
D0_D1_P
n.c.
n.c.
VDDA3V
INP
INM
AGND
VDDA5V
VCM
AGND
REFT
REFB
C
C
D
P
D
D
D
D
V
S
S
S
O
O
V
n
D
10
21
9
22
8
23
7
24
6
25
5
26
4
27
3
28
2
29
1
30
1
1
1
1
1
1
1
1
1
2
4
3
3
3
3
3
3
3
3
3
AGND
terminal 1
index area
Transparent top view
005aaa142
O
C
Pin description (CMOS digital outputs)
Pin
Type
[1]
1
O
2
O
3
G
4
O
5
P
6
G
7
I
8
I
9
G
10
P
11
P
12
I
13
I
14
O
15
I
16
I
Description
bottom reference
top reference
analog ground
common-mode output voltage
5 V analog power supply
analog ground
complementary analog input
analog input
analog ground
3 V analog power supply
3 V analog power supply
clock input
complementary clock input
regulator decoupling node
output enable, active LOW
power down, active HIGH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1215S125HN | Single 12-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1415S065F1 | |
| ADC1415S065HN | Single 14-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1415S065HN | Single 14-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1415S080HN | ADC1415S080 - Single 14-bit ADC 80 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1215S105HN/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps with input buffer; CMOS or LVDS DDR digital outputs |
| ADC1215S105HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 12BT ADC 105MSPS IN BUF CMOS/LVDS DDR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1215S105HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk |
| ADC1215S105HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。