
ADC1215S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 13 January 2011
36 of 42
NXP Semiconductors
ADC1215S series
Single 12-bit ADC; input buffer; CMOS or LVDS DDR digital output
Table 30.
Default values are highlighted.
Bit
Symbol
7 to 4
-
3 to 2
DAV_DRV[1:0]
CMOS output register (address 0020h) bit description
Access
Value
0000
Description
not used
drive strength for DAV CMOS output buffer
low
medium
high
very high
drive strength for DATA CMOS output buffer
low
medium
high
very high
R/W
00
01
10
11
1 to 0
DATA_DRV[1:0]
R/W
00
01
10
11
Table 31.
Default values are highlighted.
Bit
Symbol
7 to 6
-
5
DAVI_x2_EN
LVDS DDR output register 1 (address 0021h) bit description
Access
Value
00
Description
not used
double LVDS current for DAV LVDS buffer
disabled
enabled
LVDS current for DAV LVDS buffer
3.5 mA
4.5 mA
1.25 mA
2.5 mA
double LVDS current for DATA LVDS buffer
disabled
enabled
LVDS current for DATA LVDS buffer
3.5 mA
4.5 mA
1.25 mA
2.5 mA
R/W
0
1
4 to 3
DAVI[1:0]
R/W
00
01
10
11
2
DATAI_x2_EN
R/W
0
1
1 to 0
DATAI[1:0]
R/W
00
01
10
11