- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9985A (Analog Devices, Inc.) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號： | AD9985A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | 110 MSPS/140 MSPS的模擬接口的平板顯示器 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大小： | 344K |
| 代理商： | AD9985A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985A
Rev. 0 | Page 20 of 32
The power-up default value of PLLDIV is 1693
(PLLDIVM = 0x69, PLLDIVL = 0xDx). The
AD9985A updates the full divide ratio only when this
register is written to.
CLOCK GENERATOR CONTROL
03
7–6
VCO Range Select
Two bits that establish the operating range of the clock
generator.
VCORNGE must be set to correspond with the
desired operating frequency (incoming pixel rate).
The PLL gives the best jitter performance at high
frequencies. For this reason, to output low pixel rates
and still get good jitter performance, the PLL actually
operates at a higher frequency but then divides down
the clock rate afterwards. Table 11 shows the pixel
rates for each VCO range setting. The PLL output
divisor is automatically selected with the VCO range
setting.
Table 11. VCO Ranges
Pixel Clock Range (MHz)
PV1
PV0
AD9985AKSTZ
0
0
12 to 32
32 to 64 (power-up
default)
1
0
64 to 110
1
1
110 to 140
AD9985ABSTZ
12 to 30
30 to 60 (power-up
default)
60 to 110
0
1
03
5–3
Three bits that establish the current driving the loop
filter in the clock generator.
Current Charge Pump Current
Current must be set to correspond with the desired
operating frequency (incoming pixel rate).
Table 12. Charge Pump Currents
CURRENT
Current (μA)
000
001
010
011
100
101
110
111
50
100 (power-up default)
150
250
350
500
750
1500
04
7–3
A 5-bit value that adjusts the sampling phase in 32
steps across one pixel time. Each step represents an
11.25° shift in sampling phase.
Clock Phase Adjust
The power-up default value is 16.
CLAMP TIMING
05
7–0
An 8-bit register that sets the position of the internally
generated clamp.
Clamp Placement
When clamp function (Register 0x0F, Bit 7) = 0, a
clamp signal is generated internally, at a position
established by the clamp placement and for a duration
set by the clamp duration. Clamping is started (clamp
placement) pixel periods after the trailing edge of
Hsync. The clamp placement can be programmed to
any value between 1 and 255.
The clamp should be placed during a time that the
input signal presents a stable black-level reference,
usually the back porch period between Hsync and the
image.
When clamp function = 1, this register is ignored.
06
7–0
An 8-bit register that sets the duration of the
internally generated clamp.
Clamp Duration
For the best results, the clamp duration should be set
to include the majority of the black reference signal
time that follows the Hsync signal trailing edge.
Insufficient clamping time can produce brightness
changes at the top of the screen, and a slow recovery
from large changes in the average picture level (APL),
or brightness.
When clamp function = 1, this register is ignored.
HSYNC PULSE WIDTH
07
7–0
An 8-bit register that sets the duration of the Hsync
output pulse.
Hsync Output Pulse Width
The leading edge of the Hsync output is triggered by
the internally generated, phase-adjusted PLL feedback
clock. The AD9985A then counts a number of pixel
clocks equal to the value in this register. This triggers
the trailing edge of the Hsync output, which is also
phase adjusted.
INPUT GAIN
08
7–0
An 8-bit word that sets the gain of the red channel.
The AD9985A can accommodate input signals with a
full-scale range of between 0.5 V and 1.0 V p-p.
Setting REDGAIN to 255 corresponds to a 1.0 V input
range. A REDGAIN of 0 establishes a 0.5 V input
range. Increasing REDGAIN results in the picture
having less contrast (the input signal uses fewer of the
available converter codes). See Figure 4.
Red Channel Gain Adjust (REDGAIN)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985ABSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985BSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9985A/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985A/PCBZ | 功能描述:KIT EVALUATION FOR AD9985A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9985AABSTZ-110 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
| AD9985AAKSTZ-110 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
| AD9985AAKSTZ-140 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。