- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9985A (Analog Devices, Inc.) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號： | AD9985A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | 110 MSPS/140 MSPS的模擬接口的平板顯示器 |
| 文件頁數(shù)： | 14/32頁 |
| 文件大?。?/td> | 344K |
| 代理商： | AD9985A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985A
Rev. 0 | Page 14 of 32
FREQUENCY (MHz)
14
12
00
P
10
8
6
4
2
10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
0
Figure 7. Pixel Clock Jitter vs. Frequency
The PLL characteristics are determined by the loop filter design,
the PLL charge pump current, and the VCO range setting. The
loop filter design is shown in Figure 8. Recommended settings
of VCO range and charge pump current for VESA standard
display modes are listed in Table 9.
C
P
0.0082
μ
F
C
0.082
μ
F
R
Z
2.7k
Ω
FILT
PV
D
0
Figure 8. PLL Loop Filter Detail
Four programmable registers are provided to optimize the
performance of the PLL.
12-Bit Divisor Register
The input Hsync frequencies range from 15 kHz to 110 kHz.
The PLL multiplies the frequency of the Hsync signal,
producing pixel clock frequencies in the range of 12 MHz to
110 MHz. The divisor register controls the exact multiplication
factor. This register can be set to any value between 221 and
4095. (The divide ratio that is actually used is the programmed
divide ratio plus 1.)
2-Bit VCO Range Register
To improve the noise performance of the AD9985A, the VCO
operating frequency range is divided into three overlapping
regions. The VCO range register sets this operating range.
Table 6 shows the frequency ranges for the lowest and highest
regions.
Table 6. VCO Frequency Ranges
Pixel Clock Range (MHz)
PV1
PV0
AD9985AKSTZ
0
0
12 to 32
0
1
32 to 64
1
0
64 to 110
1
1
110 to 140
AD9985ABSTZ
12 to 30
30 to 60
60 to 110
3-Bit Charge Pump Current Register
This register allows the current that drives the low-pass loop filter
to be varied. The possible current values are listed in Table 7.
Table 7. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
5-Bit Phase Adjust Register
The phase of the generated sampling clock can be shifted to
locate an optimum sampling point within a clock cycle. The
phase adjust register provides 32 phase-shift steps of 11.25°
each. The Hsync signal with an identical phase shift is available
through the HSOUT pin.
Current (μA)
50
100
150
250
350
500
750
1500
The COAST pin is used to allow the PLL to continue to run at
the same frequency in the absence of the incoming Hsync signal
or during disturbances in Hsync (such as equalization pulses).
This can be used during the vertical sync period, or any other
time that the Hsync signal is unavailable. The polarity of the
Coast signal is set through the Coast polarity register. Also, the
polarity of the Hsync signal is set through the Hsync polarity
register. If not using automatic polarity detection, the Hsync
and Coast polarity bits should be set to match the respective
polarities of the input signals.
POWER MANAGEMENT
The AD9985A uses the activity detect circuits, the active
interface bits in the serial bus, the active interface override bits,
and the power-down bit to determine the correct power state.
The three power states are full-power, seek mode, and power-
down. Table 8 summarizes how the AD9985A determines
which power mode to be in and which circuitry is powered
on/off in each of these modes. The power-down command has
priority over the automatic circuitry.
Table 8. Power-Down Mode Descriptions
Inputs
Power-Down
1
Detect
2
Full-
Power
Seek
Mode
Mode
Sync
Powered On or
Comments
Everything
1
1
1
0
Serial Bus, Sync Activity
Detect, SOG, Band Gap
Reference
Serial Bus, Sync Activity
Detect, SOG, Band Gap
Reference
Power-
Down
0
X
1
Power-down is controlled via Bit 1 in Serial Bus Register 0x0F.
2
Sync detect is determined by OR’ing Bits 7, 4, and 1 in Serial Bus Register 0x14.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985ABSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985BSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9985A/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985A/PCBZ | 功能描述:KIT EVALUATION FOR AD9985A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9985AABSTZ-110 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
| AD9985AAKSTZ-110 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
| AD9985AAKSTZ-140 | 制造商:Analog Devices 功能描述:ANALOG INTERFACE FOR FLAT PANEL DISPLAYS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。