![](http://datasheet.mmic.net.cn/310000/AD9983AKSTZ-140_datasheet_16240217/AD9983AKSTZ-140_24.png)
AD9983A
Preliminary Technical Data
2-WIRE SERIAL REGISTER MAP
The AD9983A is initialized and controlled by a set of registers that determine the operating modes. An external controller is employed to
write and read the control registers through the 2-wire serial interface port.
Rev. PrA | Page 24 of 44
Table 14. Control Register Map
Hex
Address
Read Only
0x00
RO
0x01
R/W
Read/Write,
Bits
7:0
7:0
Default
Value
0110 1001
Register Name
Chip Revision
PLL Div MSB
Description
An 8-bit register that represents the silicon revision level.
This register is for Bits [11:4] of the PLL divider. Larger values mean
the PLL operates at a faster rate. This register should be loaded first
whenever a change is needed. (This will give the PLL more time to
lock).
1
LSBs of the PLL Divider Word. Links to the PLL Div MSB to make a
12-bit register.
1
VCO Range. Selects VCO frequency range. (See PLL section).
Charge Pump Current. Varies the current that drives the low-pass
filter. (See PLL section).
External Clock Enable.
ADC Clock Phase Adjustment. Larger values mean more delay.
(1 LSB = T/32).
7-Bit Red Channel Gain Control. Controls the ADC input range
(contrast) of each respective channel. Bigger values give less
contrast.
2
Must be written to 0x00 following a write of Reg. 0x05 for proper
operation.
7-Bit Green Channel Gain Control. Controls the ADC input range
(contrast) of each respective channel. Bigger values give less
contrast.
2
Must be written to 0x00 following a write of Reg. 0x07 for proper
operation.
7-Bit Blue Channel Gain Control. Controls the ADC input range
(contrast) of each respective channel. Bigger values give less
contrast.
2
Must be written to 0x00 following a write of Reg. 0x09 for proper
operation.
8-Bit MSB of the Red Channel Offset Control. Controls the dc offset
(brightness) of each respective channel. Bigger values decrease
brightness.
1
Linked with Reg. 0x0B to form the 9-bit red offset that controls the
dc offset (brightness) of the red channel in auto-offset mode.
8-Bit MSB of the Green Channel Offset Control. Controls the dc
offset (brightness) of each respective channel. Bigger values
decrease brightness.
1
Linked with Reg. 0x0D to form the 9-bit green offset that controls
the dc offset (brightness) of the green channel in auto-offset mode.
8-Bit MSB of the Red Channel Offset Control. Controls the dc offset
(brightness) of each respective channel. Bigger values decrease
brightness.
1
Linked with Reg. 0x0F to form the 9-bit blue offset that controls the
dc offset (brightness) of the blue channel in auto-offset mode.
This register sets the threshold of the sync separator’s digital
comparator.
0x02
R/W
7:4
1101 ****
PLL Div LSB
0x03
R/W
7:6
5:3
01** ****
**00 1***
VCO/CPMP
0x04
R/W
2
7:3
**** *0**
1000 0***
Phase Adjust
0x05
R/W
6:0
*100 0000
Red Gain MSB
0x06
R/W
7:0
0000 0000
0x07
R/W
6:0
*100 0000
Green Gain MSB
0x08
R/W
7:0
0000 0000
0x09
R/W
6:0
*100 0000
Blue Gain MSB
0x0A
R/W
7:0
0000 0000
0x0B
R/W
7:0
0100 0000
Red Offset MSB
0x0C
R/W
7
0*** ****
Red Offset LSB
0x0D
R/W
7:0
0100 0000
Green Offset MSB
0x0E
R/W
7
0*** ****
Green Offset LSB
0x0F
R/W
7:0
0100 0000
Blue Offset MSB
0x10
R/W
7
0*** ****
Blue Offset LSB
0x11
R/W
7:0
0010 0000
Sync Separator
Threshold