- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373972 > AD9981KSTZ-95 (ANALOG DEVICES INC) High Performance 10-Bit Display Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9981KSTZ-95 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 其它接口 |
| 英文描述： | High Performance 10-Bit Display Interface |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, PQFP80 |
| 封裝： | LEAD FREE, MS-026BEC, LQFP-80 |
| 文件頁(yè)數(shù)： | 37/44頁(yè) |
| 文件大?。?/td> | 506K |
| 代理商： | AD9981KSTZ-95 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9981
0x21
Rev. 0 | Page 37 of 44
7:0
Must be set to default
0x22
7:0
Must be set to default
0x23
7:0
Sync Filter Window Width
This 8-bit register sets the window of time for the regenerated
Hsync leading edge (in 25 ns steps) and that sync pulses are
allowed to pass through. Therefore with the default value of 10,
the window width is ±250 ns. The goal is to set the window
width so that extraneous pulses are rejected. (see the Sync
Processing section). As in the sync separator threshold, the
25 ns multiplier value is somewhat variable. The maximum
variability over all operating conditions is ±20% (20 ns
to 30 ns).
DETECTION STATUS
0x24
7
Hsync0 Detection Bit
This bit is used to indicate when activity is detected on
the HSYNC0 input pin. If Hsync is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = Hsync0 not active. 1 = Hsync0 is active.
Table 54. Hsync0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
6
Hsync1 Detection Bit
This bit is used to indicate when activity is detected on
the HSYNC1 input pin. If HSYNC is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = HSYNC1 not active. 1 = HSYNC1 is active.
Table 55. Hsync1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
5
Vsync0 Detection Bit
This bit is used to indicate when activity is detected on
the VSYNC0 input pin. If Vsync is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = Vsync0 not active. 1 = Vsync0 is active.
Table 56. Vsync0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
4
VSYNC1 Detection Bit
This bit is used to indicate when activity is detected on
the VSYNC1 input pin. If Vsync is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = Vsync1 not active. 1 = Vsync1 is active.
Table 57. Vsync1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
3
SOG0 Detection Bit
This bit is used to indicate when activity is detected on
the SOG0 input pin. If SOG is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = SOG0 not active. 1 = SOG0 is active.
Table 58. SOG0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
2
SOG1 Detection Bit
This bit is used to indicate when activity is detected on
the SOG1 input pin. If SOG is held high or low,
activity is not detected. The sync processing block
diagram shows where this function is implemented.
0 = SOG1 not active. 1 = SOG1 is active.
Table 59. SOG1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24
1
COAST Detection Bit
This bit detects activity on the EXTCLK/EXTCOAST
pin. It indicates that one of the two signals is active,
but it doesn’t indicate which one. A dc signal is
not detected.
Table 60. Coast Detection Result
Detect
Result
0
No activity detected
1
Activity detected
0x24
0
Clamp Detection Bit
This bit is used to indicate when activity is detected on
the external CLAMP pin. If external clamp is held
high or low, activity is not detected.
Table 61. Clamp Detection Results
Detect
Result
0
No activity detected
1
Activity detected
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9983AKSTZ-140 | High Performance 8-Bit Display Interface |
| AD9983AKSTZ-1401 | High Performance 8-Bit Display Interface |
| AD9983AKSTZ-170 | High Performance 8-Bit Display Interface |
| AD9983AKSTZ-1701 | High Performance 8-Bit Display Interface |
| AD9983A | High Performance 8-Bit Display Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9981XSTZ-110 | 制造商:Analog Devices 功能描述:HIGH PERFORMANCE 10-BIT DISPLAY INTERFACE - Bulk |
| AD9983A | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983A/PCB | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983A/PCBZ | 功能描述:KIT EVALUATION AD9983A RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9983AKCPZ-140 | 功能描述:IC INTRFACE 8BIT 140MSPS 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱(chēng):568-1854-1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。