The charge pump current (ICP) " />
參數(shù)資料
型號(hào): AD9957/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 30/64頁
文件大小: 0K
描述: BOARD EVAL AD9957 QUADRATURE MOD
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計(jì)資源: AD9957 Eval Brd Schematic
AD9957 BOM
AD9957 Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: AgileRF™
主要目的: 計(jì)時(shí):DDS 調(diào)制器
嵌入式:
已用 IC / 零件: AD9957
主要屬性: 14 位數(shù)模轉(zhuǎn)換器,32 位調(diào)節(jié)字寬
次要屬性: 1GHz 圖形用戶界面
已供物品: 板,軟件
產(chǎn)品目錄頁面: 552 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: AD9957BSVZ-ND - IC DDS 1GSPS 14BIT IQ 100TQFP
AD9957BSVZ-REEL-ND - IC DDS 1GSPS 14BIT IQ 100TQFP
AD9957
Data Sheet
Rev. C | Page 36 of 64
PLL CHARGE PUMP
The charge pump current (ICP) is programmable to provide the
user with additional flexibility to optimize the PLL performance.
Table 8 lists the bit settings vs. the nominal charge pump
current.
Table 8. PLL Charge Pump Current
ICP (CFR3<21:19>)
Charge Pump Current, ICP (μA)
000
212
001
237
010
262
011
287
100
312
101
337
110
363
111
387
EXTERNAL PLL LOOP FILTER COMPONENTS
The PLL_LOOP_FILTER pin provides a connection interface to
attach the external loop filter components. The ability to use
custom loop filter components gives the user more flexibility to
optimize the PLL performance. The PLL and external loop filter
components are shown in Figure 52.
PFD
CP
PLL_LOOP_FILTER
VCO
÷N
PLL OUT
PLL IN
AVDD
REFCLK PLL
2
R1
C1
C2
06384-
030
Figure 52. REFCLK PLL External Loop Filter
In the prevailing literature, this configuration yields a third-
order, Type II PLL. To calculate the loop filter component
values, begin with the feedback divider value (N), the gain of
the phase detector (KD), and the gain of the VCO (KV) based on
the programmed VCO SEL bit settings (see Table 1 for KV). The
loop filter component values depend on the desired open-loop
bandwidth (fOL) and phase margin (φ), as follows:
( )
+
=
φ
K
Nf
π
R1
V
D
OL
sin
1
(7)
( )
(
)2
2
tan
OL
V
D
f
N
K
C1
π
φ
=
(8)
( )
( )
=
φ
f
π
N
K
C2
OL
V
D
cos
sin
1
)
2
(
2
(9)
where:
KD equals the programmed value of ICP.
KV is taken from Table 1.
Ensure that proper units are used for the variables in Equation 7
through Equation 9. ICP must be in amps, not μA as appears in
Table 8; KV must be in Hz/V, not MHz/V as listed in Table 1; the
loop bandwidth (fOL) must be in Hz; the phase margin (φ) must
be in radians.
For example, suppose the PLL is programmed such that
ICP = 287 μA, KV = 625 MHz/V, and N = 25. If the desired loop
bandwidth and phase margin are 50 kHz and 45°, respectively,
the loop filter component values are R1 = 52.85 , C1 = 145.4 nF,
and C2 = 30.11 nF.
PLL LOCK INDICATION
When the PLL is in use, the PLL_LOCK pin provides an active
high indication that the PLL has locked to the REFCLK input
signal. When the PLL is bypassed, the PLL_LOCK pin defaults
to Logic 0.
相關(guān)PDF資料
PDF描述
GCA22DRMD-S288 CONN EDGECARD 44POS .125 EXTEND
AD9959/PCBZ BOARD EVALUATION FOR AD9959
ECM12DTKT-S288 CONN EDGECARD 24POS .156 EXTEND
ATWEBDVK-02RC KIT DEV TCP/IP AT89C51RD2 REMOTE
KSZ8862-10FL-EVAL BOARD EVALUATION KSZ8862-10FL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9958 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958 PCB 制造商:Analog Devices 功能描述:EVAL BOARD ((NS))
AD9958/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS
AD9958/PCBZ 功能描述:BOARD EVALUATION FOR AD9958 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9958/PCBZ 制造商:Analog Devices 功能描述:EVAL BOARD, AD9958 DIRECT DIGITAL SYNTHE