- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10753 > AD9920ABBCZ (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9920ABBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 電壓 - 電源，模擬： | 1.6 V ~ 2 V |
| 電壓 - 電源，數(shù)字： | 1.6 V ~ 2 V |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
AD9920A
Rev. B | Page 102 of 112
Address
Data
Bits
Default
Value
Update
Type
Name
Description
0x7A
[0]
0
VD
GP1_POL
GP1 low/high start polarity.
[1]
0
GP2_POL
GP2 low/high start polarity.
[2]
0
GP3_POL
GP3 low/high start polarity.
[3]
0
GP4_POL
GP4 low/high start polarity.
[4]
0
GP5_POL
GP5 low/high start polarity.
[5]
0
GP6_POL
GP6 low/high start polarity.
[6]
0
GP7_POL
GP7 low/high start polarity.
[7]
0
GP8_POL
GP8 low/high start polarity.
[8]
0x01
SEL_GP1
1 = GP1 signal is selected for GPO1 output.
0 = internal signal is selected.
[9]
0x01
SEL_GP2
1 = GP2 signal is selected for GPO2 output.
0 = internal signal is selected.
[10]
0x01
SEL_GP3
1 = GP3 signal is selected for GPO3 output.
0 = internal signal is selected.
[11]
0x01
SEL_GP4
1 = GP4 signal is selected for GPO4 output. 0 = XSUBCK is selected.
[12]
0x01
SEL_GP5
1 = GP5 signal is selected for GPO5 output. 0 = XV21 is selected.
[13]
0x01
SEL_GP6
1 = GP6 signal is selected for GPO6 output. 0 = XV22 is selected.
[14]
0x01
SEL_GP7
1 = GP7 signal is selected for GPO7 output. 0 = XV23 is selected.
[15]
0x01
SEL_GP8
1 = GP8 signal is selected for GPO8 output. 0 = XV24 is selected.
[23:16]
0
GPO_OUTPUT_EN
1 = GPO enabled. 0 = GPO is high-Z (default).
[24]
0
GPO5_OVERRIDE
1 = when GPO5 is configured as an input, this register overrides the
internal OUT_CONT.
[25]
0
GPO6_OVERRIDE
1 = when GPO6 is configured as an input, this register overrides the
internal HBLK.
[26]
0
GPO7_OVERRIDE
1 = when GPO7 is configured as an input, this register overrides the
internal CLPOB.
[27]
0
GPO8_OVERRIDE
1 = when GPO8 is configured as an input, this register overrides the
internal PBLK.
0x7B
[7:0]
0
VD
GPx_USE_LUT
Enable LUT for each GPO signal.
1 = enable.
0 = disable (use normal GP signal).
[11:8]
0000
LUT_FOR_GP12
Two-input lookup table results.
[15:12]
0000
LUT_FOR_GP34
Examples: {LUT_FOR_GP12}
[GP2:GP1].
[19:16]
0000
LUT_FOR_GP56
{0110} = GP2 XOR GP1; {1110} = GP2 OR GP1.
[23:20]
0000
LUT_FOR_GP78
{0111} = GP2 NAND GP1; {1000} = GP2 AND GP1.
0x7C
[12:0]
0
VD
GP1_TOG1_FD
General-Purpose Signal 1, first toggle position, field location.
[25:13]
0
GP1_TOG1_LN
General-Purpose Signal 1, first toggle position, line location.
0x7D
[12:0]
0
VD
GP1_TOG1_PX
General-Purpose Signal 1, first toggle position, pixel location.
[25:13]
0
GP1_TOG2_FD
General-Purpose Signal 1, second toggle position, field location.
0x7E
[12:0]
0
VD
GP1_TOG2_LN
General-Purpose Signal 1, second toggle position, line location.
[25:13]
0
GP1_TOG2_PX
General-Purpose Signal 1, second toggle position, pixel location.
0x7F
[12:0]
0
VD
GP1_TOG3_FD
General-Purpose Signal 1, third toggle position, field location.
[25:13]
0
GP1_TOG3_LN
General-Purpose Signal 1, third toggle position, line location.
0x80
[12:0]
0
VD
GP1_TOG3_PX
General-Purpose Signal 1, third toggle position, pixel location.
[25:13]
0
GP1_TOG4_FD
General-Purpose Signal 1, fourth toggle position, field location.
0x81
[12:0]
0
VD
GP1_TOG4_LN
General-Purpose Signal 1, fourth toggle position, line location.
[25:13]
0
GP1_TOG4_PX
General-Purpose Signal 1, fourth toggle position, pixel location.
0x82
[12:0]
0
VD
GP2_TOG1_FD
General-Purpose Signal 2, first toggle position, field location.
[25:13]
0
GP2_TOG1_LN
General-Purpose Signal 2, first toggle position, line location.
0x83
[12:0]
0
VD
GP2_TOG1_PX
General-Purpose Signal 2, first toggle position, pixel location.
[25:13]
0
GP2_TOG2_FD
General-Purpose Signal 2, second toggle position, field location.
0x84
[12:0]
0
VD
GP2_TOG2_LN
General-Purpose Signal 2, second toggle position, line location.
[25:13]
0
GP2_TOG2_PX
General-Purpose Signal 2, second toggle position, pixel location.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD73322LARUZ | IC PROCESSOR FRONTEND DL 28TSSOP |
| V300C2M50BL | CONVERTER MOD DC/DC 2V 50W |
| MAX9025EBT+T | IC COMPARATOR BTR 6-UCSP |
| AD73311LARUZ | IC PROCESSOR FRONT END LP 20SSOP |
| VE-J3F-MY-F1 | CONVERTER MOD DC/DC 72V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9920ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9920BBCZ | 制造商:Analog Devices 功能描述: |
| AD9920BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9921BBCZ | 制造商:Analog Devices 功能描述: |
| AD9921BBCZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。