參數(shù)資料
型號(hào)： AD9920ABBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 17/112頁
文件大?。?/td> 0K
描述： IC PROCESSOR CCD 12BIT 105CSPBGA
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
電壓 - 電源，模擬： 1.6 V ~ 2 V
電壓 - 電源，數(shù)字： 1.6 V ~ 2 V
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 管件
AD9920A
Rev. B | Page 12 of 112
Pin No.
Mnemonic
Type1
E11
SYNC/RST
DO
SYNC Pin (Internal Pull-Up Resistor)/External Reset Input (Active Low).
K9
SL
DI
3-Wire Serial Load Pulse (Internal Pull-Up Resistor).
K10
SDATA
DI
3-Wire Serial Data.
L10
SCK
DI
3-Wire Serial Clock.
B11
VDR_EN
DI
Enable V-Outputs When High.
K11
XSUBCNT
DI
XSUBCNT Input to SUBCK Buffer.
C9
SRSW
DI
Slew Rate Control Enable. Tie to ground to disable.
J6
LEGEN
DI
Legacy Mode Enable Bar. Tie to ground for legacy 18-channel mode.
J5
CLI
DI
Reference Clock Input.
K5
CLO
DO
Clock Output for Crystal.
F10
GPO1
DO
General-Purpose Output.
H9
GPO2
DO
General-Purpose Output.
G10
GPO3
DO
General-Purpose Output.
F11
GPO4
DO
General-Purpose Output.
H10
GPO7
DO
General-Purpose Output.
J11
GPO8
DO
General-Purpose Output.
B9
D0
DO
Data Output (LSB).
C6
D1
DO
Data Output.
C7
D2
DO
Data Output.
A8
D3
DO
Data Output.
A7
D4
DO
Data Output.
B7
D5
DO
Data Output.
B6
D6
DO
Data Output.
A6
D7
DO
Data Output.
A5
D8
DO
Data Output.
B4
D9
DO
Data Output.
A4
D10
DO
Data Output.
A3
D11
DO
Data Output (MSB).
B3
DCLK
DO
Data Clock Output.
D1
H1
DO
CCD Horizontal Clock.
D2
H2
DO
CCD Horizontal Clock.
F1
H3
DO
CCD Horizontal Clock.
F2
H4
DO
CCD Horizontal Clock.
H1
H5
DO
CCD Horizontal Clock.
H2
H6
DO
CCD Horizontal Clock.
K1
H7
DO
CCD Horizontal Clock.
K2
H8
DO
CCD Horizontal Clock.
L2
HL
DO
CCD Horizontal Clock.
L4
RG
DO
CCD Reset Gate Clock.
G9
V1A
VO3
CCD Vertical Transfer Clock. Three-level output (XV1 + XV16).
G6
V1B
VO3
CCD Vertical Transfer Clock. Three-level output (XV1 + XV17).
G5
V2A
VO3
CCD Vertical Transfer Clock. Three-level output (XV2 + XV18).
E9
V2B
VO3
CCD Vertical Transfer Clock. Three-level output (XV2 + XV19).
J9
V3A
VO3
CCD Vertical Transfer Clock. Three-level output (XV3 + XV20).
F6
V3B
VO3
CCD Vertical Transfer Clock. Three-level output. LEGEN is low, XV3 + XV21. LEGEN is high,
XV23 + XV21.
F5
V4
VO3
CCD Vertical Transfer Clock. Three-level output (XV4 + XV22).
E5
V5
VO3
CCD Vertical Transfer Clock. Three-level output. LEGEN is low, XV5 + XV23. LEGEN is high,
XV5 + GPO5.
D10
V6
VO3
CCD Vertical Transfer Clock. Three-level output. LEGEN is low, XV6 + XV24. LEGEN is high,
XV6 + GPO6.
F9
V7
VO2
CCD Vertical Transfer Clock. Two-level output (XV7).
F7
V8
VO2
CCD Vertical Transfer Clock. Two-level output (XV8).
相關(guān)PDF資料
PDF描述
AD73322LARUZ IC PROCESSOR FRONTEND DL 28TSSOP
V300C2M50BL CONVERTER MOD DC/DC 2V 50W
MAX9025EBT+T IC COMPARATOR BTR 6-UCSP
AD73311LARUZ IC PROCESSOR FRONT END LP 20SSOP
VE-J3F-MY-F1 CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9920ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD9920BBCZ 制造商:Analog Devices 功能描述:
AD9920BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9921BBCZ 制造商:Analog Devices 功能描述:
AD9921BBCZRL 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*