參數(shù)資料
型號： AD9920ABBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 15/112頁
文件大?。?/td> 0K
描述： IC PROCESSOR CCD 12BIT 105CSPBGA
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
電壓 - 電源，模擬： 1.6 V ~ 2 V
電壓 - 電源，數(shù)字： 1.6 V ~ 2 V
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 管件
AD9920A
Rev. B | Page 111 of 112
Table 64. Field Registers (Default Values Are Undefined)
Address
Data Bits
Default
Value
Update Type
Name
Description
0x00
[4:0]
X
VD
SEQ0
Selected V-sequence for first region in the field.
[9:5]
X
SEQ1
Selected V-sequence for second region in the field.
[14:10]
X
SEQ2
Selected V-sequence for third region in the field.
[19:15]
X
SEQ3
Selected V-sequence for fourth region in the field.
[24:20]
X
SEQ4
Selected V-sequence for fifth region in the field.
0x01
[4:0]
X
VD
SEQ5
Selected V-sequence for sixth region in the field.
[9:5]
X
SEQ6
Selected V-sequence for seventh region in the field.
[14:10]
X
SEQ7
Selected V-sequence for eighth region in the field.
[19:15]
X
SEQ8
Selected V-sequence for ninth region in the field.
[21:20]
MULT_SWEEP0
Enables multiplier mode and/or sweep mode for Region 0.
0 = multiplier off/sweep off.
1 = multiplier off/sweep on.
2 = multiplier on/sweep off.
3 = multiplier on/sweep on.
[23:22]
MULT_SWEEP1
Enables multiplier mode and/or sweep mode for Region 1.
[25:24]
MULT_SWEEP2
Enables multiplier mode and/or sweep mode for Region 2.
0x02
[12:0]
X
VD
HDLASTLEN
HD last line length. Line length of last line in the field.
[14:13]
X
MULT_SWEEP3
Enables multiplier mode and/or sweep mode for Region 3.
[16:15]
X
MULT_SWEEP4
Enables multiplier mode and/or sweep mode for Region 4.
[18:17]
X
MULT_SWEEP5
Enables multiplier mode and/or sweep mode for Region 5.
[20:19]
X
MULT_SWEEP6
Enables multiplier mode and/or sweep mode for Region 6.
[22:21]
X
MULT_SWEEP7
Enables multiplier mode and/or sweep mode for Region 7.
[24:23]
X
MULT_SWEEP8
Enables multiplier mode and/or sweep mode for Region 8.
[25]
X
HDLASTLEN_13
HD last line length bit [13] when 14-bit H-counter is enabled.
0x03
[12:0]
X
VD
SCP0
V-Sequence Change Position 0.
[25:13]
X
SCP1
V-Sequence Change Position 1.
0x04
[12:0]
X
VD
SCP2
V-Sequence Change Position 2.
[25:13]
X
SCP3
V-Sequence Change Position 3.
0x05
[12:0]
X
VD
SCP4
V-Sequence Change Position 4.
[25:13]
X
SCP5
V-Sequence Change Position 5.
0x06
[12:0]
X
VD
SCP6
V-Sequence Change Position 6.
[25:13]
X
SCP7
V-Sequence Change Position 7.
0x07
[12:0]
X
VD
SCP8
V-Sequence Change Position 8.
[25:13]
X
VDLEN
VD field length (number of lines in the field).
0x08
[12:0]
X
VD
SGACTLINE1
SG Active Line 1.
[25:13]
X
SGACTLINE2
SG Active Line 2. Set to SG Active Line 1 or maximum if not used.
0x09
[23:0]
X
VD
SGMASK
Masking of VSG outputs during SG active line.
0x0A
[12:0]
X
VD
CLPMASKSTART1
CLPOB Mask Region 1 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND1
CLPOB Mask Region 1 end position. Set to 0 to disable.
0x0B
[12:0]
X
VD
CLPMASKSTART2
CLPOB Mask Region 2 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND2
CLPOB Mask Region 2 end position. Set to 0 to disable.
0x0C
[12:0]
X
VD
CLPMASKSTART3
CLPOB Mask Region 3 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND3
CLPOB Mask Region 3 end position. Set to 0 to disable.
0x0D
[12:0]
X
VD
PBLKMASKSTART1
PBLK Mask Region 1 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND1
PBLK Mask Region 1 end position. Set to 0 to disable.
0x0E
[12:0]
X
VD
PBLKMASKSTART2
PBLK Mask Region 2 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND2
PBLK Mask Region 2 end position. Set to 0 to disable.
0x0F
[12:0]
X
VD
PBLKMASKSTART3
PBLK Mask Region 3 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND3
PBLK Mask Region 3 end position. Set to 0 to disable.
相關(guān)PDF資料
PDF描述
AD73322LARUZ IC PROCESSOR FRONTEND DL 28TSSOP
V300C2M50BL CONVERTER MOD DC/DC 2V 50W
MAX9025EBT+T IC COMPARATOR BTR 6-UCSP
AD73311LARUZ IC PROCESSOR FRONT END LP 20SSOP
VE-J3F-MY-F1 CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9920ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD9920BBCZ 制造商:Analog Devices 功能描述:
AD9920BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9921BBCZ 制造商:Analog Devices 功能描述:
AD9921BBCZRL 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*