參數(shù)資料
型號(hào): AD9772A
廠(chǎng)商: Analog Devices, Inc.
英文描述: 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
中文描述: 14位,160 MSPS的TxDAC系列的2倍插值濾波器
文件頁(yè)數(shù): 19/32頁(yè)
文件大小: 596K
代理商: AD9772A
REV. A
AD9772A
–19–
AD9772A
CLK+
CLKVDD
CLK
CLKCOM
0.1 F
0.1 F
0.1 F
1k
1k
1k
1k
ECL/PECL
Figure 21. Differential Clock Interface
The quality of the clock and data input signals are important in
achieving the optimum performance. The external clock driver
circuitry should provide the AD9772A with a low jitter clock
input which meets the min/max logic levels while providing fast
edges. Although fast clock edges help minimize any jitter that
will manifest itself as phase noise on a reconstructed waveform,
the high gain-bandwidth product of the AD9772A
s differential
comparator can tolerate sine wave inputs as low as 0.5 V p-p,
with minimal degradation in its output noise floor.
Digital signal paths should be kept short and run lengths
matched to avoid propagation delay mismatch. The insertion of
a low- value resistor network (i.e., 50
to 200
) between the
AD9772A digital inputs and driver outputs may be helpful in
reducing any overshooting and ringing at the digital inputs that
contribute to data feedthrough.
SLEEP MODE OPERATION
The AD9772A has a SLEEP function that turns off the output
current and reduces the analog supply current to less than 6 mA
over the specified supply range of 2.8 V to 3.2 V. This mode
can be activated by applying a Logic Level 1 to the SLEEP
pin. The AD9772A takes less than 50 ns to power down and
approximately 15
μ
s to power back up.
POWER DISSIPATION
The power dissipation, P
D
, of the AD9772A is dependent on
several factors, including:
1. AVDD, PLLVDD, CLKVDD, and DVDD, the power sup-
ply voltages.
2. I
OUTFS
, the full-scale current output.
3. f
DATA
, the update rate.
4. the reconstructed digital input waveform.
The power dissipation is directly proportional to the analog
supply current, I
AVDD
, and the digital supply current, I
DVDD
.
I
AVDD
is directly proportional to I
OUTFS,
and is insensitive
to f
DATA
.
Conversely, I
DVDD
is dependent on both the digital input
waveform and f
DATA
. Figure 22 shows I
DVDD
as a function of
full-scale sine wave output ratios (f
OUT
/f
DATA
) for various update
rates with DVDD = 3 V. The supply current from CLKVDD
and PLLVDD is relatively insensitive to the digital input wave-
form, but shown directly proportional to the update rate as
shown in Figure 23.
RATIO
f
OUT
/
f
DATA
100
90
40
0.0
D
80
70
60
50
0.1
0.2
0.3
0.4
0.5
30
20
10
0
f
DATA
= 160MSPS
f
DATA
= 125MSPS
f
DATA
= 100MSPS
f
DATA
= 65MSPS
f
DATA
= 50MSPS
f
DATA
= 25MSPS
Figure 22. I
DVDD
vs. Ratio @ DVDD = 3.3 V
f
DATA
MSPS
25
0
0
I
20
15
10
5
50
100
150
200
I
PLLVDD
I
CLKVDD
Figure 23. I
PLLVDD
and I
CLKVDD
vs. f
DATA
APPLYING THE AD9772A OUTPUT CONFIGURATIONS
The following sections illustrate some typical output configura-
tions for the AD9772A. Unless otherwise noted, it is assumed
that I
OUTFS
is set to a nominal 20 mA for optimum performance.
For applications requiring the optimum dynamic performance,
a differential output configuration is highly recommended. A
differential output configuration may consist of either an RF
transformer or a differential op amp configuration. The trans-
former configuration provides the optimum high-frequency
performance and is recommended for any application allowing
for ac coupling. The differential op amp configuration is suitable
for applications requiring dc coupling, a bipolar output, signal
gain, and/or level-shifting.
A single-ended output is suitable for applications requiring a
unipolar voltage output. A positive unipolar output voltage will
result if I
OUTA
and/or I
OUTB
is connected to an appropriately-sized
load resistor, R
LOAD
, referred to ACOM. This configuration may
be more suitable for a single-supply system requiring a dc-coupled,
ground-referred output voltage. Alternatively, an amplifier could
be configured as an I-V converter, thus converting I
OUTA
or
I
OUTB
into a negative unipolar voltage. This configuration pro-
vides the best dc linearity since I
OUTA
or I
OUTB
is maintained at
a virtual ground.
相關(guān)PDF資料
PDF描述
AD9772AAST 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
AD9772 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過(guò)采樣,14位D/A轉(zhuǎn)換器)
AD9773 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
AD9773AST 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
AD9773EB 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9772AAST 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14BIT 160 MSPS TXDAC+ W/2X INTERPOLATION - Tape and Reel 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Number of Bi
AD9772AASTRL 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP T/R
AD9772AASTZ 功能描述:IC DAC 14BIT 160MSPS 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD9772AASTZRL 功能描述:IC DAC 14BIT 160MSPS 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線(xiàn)) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9772A-EB 制造商:Analog Devices 功能描述:14 BIT DAC W/2X INTERPOLATION 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9772A - Bulk