- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17027 > AD9272-65EBZ (Analog Devices Inc)BOARD EVAL AD9272 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9272-65EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 36/44頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL AD9272 |
| 設(shè)計(jì)資源： | Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 8 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 65M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 733 mVpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 1.69W @ 65MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9272 |
| 已供物品： | 板，電源 |
| 相關(guān)產(chǎn)品： | AD9272BSVZRL-80-ND - IC ADC ASD OCTAL 80MSPS 100-TQFP AD9272BSVZRL-65-ND - IC ADC ASD OCTAL 65MSPS 100-TQFP AD9272BSVZRL-40-ND - IC ADC ASD OCTAL 40MSPS 100-TQFP AD9272BSVZ-80-ND - IC ADC OCT 12BIT 80MSPS 100-TQFP AD9272BSVZ-65-ND - IC ADC OCT 12BIT 65MSPS 100-TQFP AD9272BSVZ-40-ND - IC ADC OCT 12BIT 40MSPS 100-TQFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9272
Rev. C | Page 41 of 44
Table 17. AD9272 Memory Map Register
Addr.
(Hex)
Register Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
Default Notes/
Comments
Chip Configuration Registers
00
Chip_port_config
0
LSB first
1 = on
0 = off
(default)
Soft
reset
1 = on
0 = off
(default)
1
Soft
reset
1 = on
0 = off
(default)
LSB first
1 = on
0 = off
(default)
0
0x18
The nibbles
should be
mirrored so that
LSB- or MSB-first
mode is set cor-
rectly regardless of
shift mode.
01
Chip_id
Chip ID Bits[7:0]
(AD9272 = 0x2E, default)
Read
only
Default is unique
chip ID, different
for each device.
This is a read-only
register.
02
Chip_grade
X
Child ID[5:4]
(identify device
variants of Chip ID)
00 = 40 MSPS
(default)
01 = 65 MSPS
10 = 80 MSPS
X
0x00
Child ID used to
differentiate
graded devices.
Device Index and Transfer Registers
04
Device_index_2
X
Data
Channel
H
1 = on
(default)
0 = off
Data
Channel
G
1 = on
(default)
0 = off
Data
Channel
F
1 = on
(default)
0 = off
Data
Channel
E
1 = on
(default)
0 = off
0x0F
Bits are set to
determine which
on-chip device
receives the next
write command.
05
Device_index_1
X
Clock
Channel
DCO±
1 = on
0 = off
(default)
Clock
Channel
FCO±
1 = on
0 = off
(default)
Data
Channel
D
1 = on
(default)
0 = off
Data
Channel
C
1 = on
(default)
0 = off
Data
Channel
B
1 = on
(default)
0 = off
Data
Channel
A
1 = on
(default)
0 = off
0x0F
Bits are set to
determine which
on-chip device
receives the next
write command.
FF
device_update
X
SW
transfer
1 = on
0 = off
(default)
0x00
Synchronously
transfers data
from the master
shift register to
the slave.
ADC Functions
08
Modes
X
0
Internal power-down mode
000 = chip run (default)
001 = full power-down
010 = standby
011 = reset
100 = CW mode (TGC PDWN)
0x00
Determines
various generic
modes of chip
operation
(global).
09
Clock
X
Duty
cycle
stabilizer
1 = on
(default)
0 = off
0x01
Turns the internal
duty cycle stabilizer
on and off
(global).
0D
Test_io
User test mode
00 = off (default)
01 = on, single
alternate
10 = on, single once
11 = on, alternate once
Reset PN
long
gen
1 = on
0 = off
(default)
Reset PN
short
gen
1 = on
0 = off
(default)
Output test mode—see Table 12
0000 = off (default)
0001 = midscale short
0010 = +FS short
0011 = FS short
0100 = checkerboard output
0101 = PN sequence long
0110 = PN sequence short
0111 = one-/zero-word toggle
1000 = user input
1001 = 1-/0-bit toggle
1010 = 1× sync
1011 = one bit high
1100 = mixed bit frequency (format
determined by the output_mode register)
0x00
When this register
is set, the test data
is placed on the
output pins in
place of normal
data. (Local, expect
for PN sequence.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM22DRXH | CONN EDGECARD 44POS DIP .156 SLD |
| AD9215BCP-105EBZ | BOARD EVAL FOR AD9215BCP-105 |
| FPF2005 | IC SWITCH LOAD FULL FUNC SC70-5 |
| VE-21H-EY | CONVERTER MOD DC/DC 52V 50W |
| 0210490369 | CABLE JUMPER 1.25MM .076M 30POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9272-65EBZ1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272-80KITZ | 制造商:Analog Devices 功能描述:12BIT 80 MSPS OCTAL ADC - Boxed Product (Development Kits) |
| AD9272-80KITZ1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272BSVZ-40 | 功能描述:IC ADC OCT 12BIT 40MSPS 100-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD9272BSVZ-401 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。