參數(shù)資料
型號(hào): AD9272-65EBZ
廠商: Analog Devices Inc
文件頁數(shù): 35/44頁
文件大?。?/td> 0K
描述: BOARD EVAL AD9272
設(shè)計(jì)資源: Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135)
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 8
位數(shù): 12
采樣率(每秒): 65M
數(shù)據(jù)接口: 串行
輸入范圍: 733 mVpp
在以下條件下的電源(標(biāo)準(zhǔn)): 1.69W @ 65MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9272
已供物品: 板,電源
相關(guān)產(chǎn)品: AD9272BSVZRL-80-ND - IC ADC ASD OCTAL 80MSPS 100-TQFP
AD9272BSVZRL-65-ND - IC ADC ASD OCTAL 65MSPS 100-TQFP
AD9272BSVZRL-40-ND - IC ADC ASD OCTAL 40MSPS 100-TQFP
AD9272BSVZ-80-ND - IC ADC OCT 12BIT 80MSPS 100-TQFP
AD9272BSVZ-65-ND - IC ADC OCT 12BIT 65MSPS 100-TQFP
AD9272BSVZ-40-ND - IC ADC OCT 12BIT 40MSPS 100-TQFP
AD9272
Rev. C | Page 40 of 44
MEMORY MAP
READING THE MEMORY MAP TABLE
Each row in the memory map table has eight address locations.
The memory map is roughly divided into three sections: the
chip configuration register map (Address 0x00 to Address 0x02),
the device index and transfer register map (Address 0x04 to
Address 0xFF), and the ADC functions register map (Address
0x08 to Address 0x2D).
The leftmost column of the memory map indicates the register
address number, and the default value is shown in the second
rightmost column. The Bit 7 (MSB) column is the start of the
default hexadecimal value given. For example, Address 0x09,
the clock register, has a default value of 0x01, meaning that Bit 7
= 0, Bit 6 = 0, Bit 5 = 0, Bit 4 = 0, Bit 3 = 0, Bit 2 = 0, Bit 1 = 0,
and Bit 0 = 1, or 0000 0001 in binary. This setting is the default
for the duty cycle stabilizer in the on condition. When a 0 is
written to Bit 0 of this address followed by an 0x01 to the SW
transfer bit in Register 0xFF, the duty cycle stabilizer turns off. It
is important to follow each writing sequence with a write to the
SW transfer bit to update the SPI registers.
Caution
All registers except Register 0x00, Register 0x02, Register 0x04,
Register 0x05, and Register 0xFF are buffered with a master
slave latch and require writing to the transfer bit. For more
information on this and other functions, consult the AN-877
Application Note, Interfacing to High Speed ADCs via SPI.
RESERVED LOCATIONS
Undefined memory locations should not be written to except
when writing the default values suggested in this data sheet.
Addresses that have values marked as 0 should be considered
reserved and have a 0 written into their registers during power-up.
DEFAULT VALUES
After a reset, critical registers are automatically loaded with
default values. These values are indicated in Table 17, where an
X refers to an undefined feature.
LOGIC LEVELS
An explanation of various registers follows: “bit is set” is
synonymous with “bit is set to Logic 1” or “writing Logic 1 for
the bit.” Similarly, “clear a bit” is synonymous with “bit is set to
Logic 0” or “writing Logic 0 for the bit.”
相關(guān)PDF資料
PDF描述
GCM22DRXH CONN EDGECARD 44POS DIP .156 SLD
AD9215BCP-105EBZ BOARD EVAL FOR AD9215BCP-105
FPF2005 IC SWITCH LOAD FULL FUNC SC70-5
VE-21H-EY CONVERTER MOD DC/DC 52V 50W
0210490369 CABLE JUMPER 1.25MM .076M 30POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9272-65EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9272-80KITZ 制造商:Analog Devices 功能描述:12BIT 80 MSPS OCTAL ADC - Boxed Product (Development Kits)
AD9272-80KITZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9272BSVZ-40 功能描述:IC ADC OCT 12BIT 40MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD9272BSVZ-401 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch