- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7869 (Analog Devices, Inc.) Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) PDF資料下載
參數(shù)資料
| 型號： | AD7869 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) |
| 中文描述： | 完整的14位I / O系統(tǒng)含的DAC和ADC的（完備的14位的I / O系統(tǒng)（包含一個的A / D轉(zhuǎn)換器和一個的D / A轉(zhuǎn)換器）） |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 308K |
| 代理商： | AD7869 |
AD7869
TIMNGSPECIFICATIONS
1, 2
–4–
REV. A
Limit at T
MIN
, T
MAX
(All Versions)
Parameter
Units
Conditions/Comments
ADC T IMING
t
1
t
23
t
3
t
4
50
440
100
20
100
155
4
100
2 RCLK + 200 to
3 RCLK + 200
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns max
ns typ
CONVST
Pulse Width
RCLK Cycle T ime, Internal Clock
RFS
to RCLK Falling Edge Setup T ime
RCLK Rising Edge to
RFS
t
54
t
6
RCLK to Valid Data Delay, C
L
= 35 pF
Bus Relinquish T ime after RCLK
t
135
CONVST
to
RFS
Delay
DAC T IMING
t
7
t
8
t
9
t
10
t
11
t
l2
50
75
150
30
75
40
ns min
ns min
ns min
ns min
ns min
ns min
TFS
to T CLK Falling Edge
T CLK Falling Edge to
TFS
T CLK Cycle T ime
Data Valid to T CLK Setup T ime
Data Valid to T CLK Hold T ime
LDAC
Pulse Width
NOT ES
1
T iming specifications are sample tested at +25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a
voltage level of 1.6 V.
2
Serial timing is measured with a 4.7 k
pull-up resistor on DR and
RFS
and a 2 k
pull-up resistor on RCLK . T he capacitance on all three outputs is 35 pF.
3
When using internal clock, RCLK mark/space ratio (measured form a voltage level of 1.6 V) range is 40/60 to 60/40. For external clock, RCLK mark/space
ratio = external clock mark/space ratio.
4
DR will drive higher capacitance loads but this will add to t
since it increases the external RC time constant (4.7 k
//C
L
) and hence the time to reach 2.4 V.
5
T ime 2 RCLK to 3 RCLK depends on conversion start to ADC clock synchronization.
6
T CLK mark/space ratio is 40/60 to 60/40.
ABSOLUT E MAX IMUM RAT INGS*
(T
A
= + 25
°
C unless otherwise noted)
V
DD
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
V
SS
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
V
OUT
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . V
SS
to V
DD
V
IN
to AGND . . . . . . . . . . . . . . . . V
SS
–0.3 V to V
DD
+ 0.3 V
RO ADC to AGND . . . . . . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
RO DAC to AGND . . . . . . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
RI DAC to AGND . . . . . . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
Digital Inputs to DGND . . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
Digital Outputs to DGND . . . . . . . . . . –0.3 V to V
DD
+ 0.3 V
Operating T emperature Range
J Version . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
°
C to +70
°
C
A Version . . . . . . . . . . . . . . . . . . . . . . . . . . –40
°
C to +85
°
C
Storage T emperature Range . . . . . . . . . . . . –65
°
C to +150
°
C
Lead T emperature (Soldering, 10 secs) . . . . . . . . . . . +300
°
C
Power Dissipation (Any Package) to +75
°
C . . . . . . . 1000 mW
Derates above +75
°
C by . . . . . . . . . . . . . . . . . . . . 10 mW/
°
C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. T his is a stress rating only; functional operation
of the device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
WARNING!
ESD SENSITIVE DEVICE
C AUT ION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7869 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
ORDE RING GUIDE
Signal-
to-Noise
Ratio (SNR)
T emperature
Range
Relative
Accuracy
Package
Option*
Model
AD7869JN
AD7869JR
AD7869AQ
0
°
C to +70
°
C
0
°
C to +70
°
C
–40
°
C to +85
°
C
78 dB
78 dB
77 dB
±
2 LSB max
±
2 LSB max
±
2 LSB max
N-24
R-28
Q-24
*N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).
(V
DD
= +5 V
6
5%, V
SS
= –5 V
6
5%, AGND = DGND = 0 V)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7870AJN | LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
| AD7874AN | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874AQ | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874AR | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874BN | 10-Bit, 60 MSPS ADC SE/Diff, Int/Ext Ref., program. input range w/Pwrdn and comp. to ADS822/3/5/8 28-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7869AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
| AD7869JN | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
| AD7869JNZ | 功能描述:IC I/O PORT 14BIT ANLG 24DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7869JQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7869JR | 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Single DAC 14-Bit 28-Pin SOIC W 制造商:Analog Devices 功能描述:DATA ACQ SYS SGL ADC SGL DAC 14BIT 28SOIC W - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。