- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7869 (Analog Devices, Inc.) Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) PDF資料下載
參數(shù)資料
| 型號： | AD7869 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個A/D轉(zhuǎn)換器和一個D/A轉(zhuǎn)換器）) |
| 中文描述： | 完整的14位I / O系統(tǒng)含的DAC和ADC的（完備的14位的I / O系統(tǒng)（包含一個的A / D轉(zhuǎn)換器和一個的D / A轉(zhuǎn)換器）） |
| 文件頁數(shù)： | 11/16頁 |
| 文件大小： | 308K |
| 代理商： | AD7869 |
AD7869
–11–
REV. A
MICROPROCE SSOR INT E RFACING
Microprocessor interfacing to the AD7869 is via a serial bus that
uses standard protocol compatible with DSP machines. T he
communication interface consists of separate transmit (DAC)
and receive (ADC) sections whose operations can be either syn-
chronous or asynchronous with respect to each other. Each sec-
tion has a clock signal, a data signal and a frame or strobe pulse.
Synchronous operation means that data is transmitted from the
ADC and to the DAC at the same time. In this mode, only one
interface clock is needed, and this has to be the ADC clock out;
RCLK must be connected to T CLK . For asynchronous opera-
tion, DAC and ADC data transfers are independent of each
other; the ADC provides the receive clock (RCLK ) while the
transmit clock (T CLK ) may be provided by the processor or the
ADC or some other external clock source.
Another option to be considered with serial interfacing is the use
of a gated clock. A gated clock means that the device sending
the data switches on the clock when data is ready to be transmit-
ted and three states the clock output when transmission is com-
plete. Only 16 clock pulses are transmitted with the first data bit
being latched into the receiving device on the first falling clock
edge. Ideally, there is no need for frame pulses, however the
AD7869 DAC frame input (
TFS
) has to be driven high between
data transmissions. T he easiest method is to use RFS to drive
TFS
and use only synchronous interfacing. T his avoids the use
of interconnects between the processor and AD7869 frame sig-
nals. Not all processors have a gated clock facility; Figure 16
shows an example with the DSP56000.
T able I below shows the number of interconnect lines between
the processor and the AD7869 for the different interfacing
options.
T he AD7869 has the ability to use different clocks for transmit-
ting and receiving data. T his option, however, exists only on
some processors and normally just one clock (ADC clock) is
used for all communication with the AD7869. For simplicity, all
the interface examples in this data sheet use synchronous inter-
facing and use the ADC clock (RCLK ) as an input for the DAC
clock (T CLK ). For a better understanding of each of these in-
terfaces, consult the relevant processor data sheet.
AD7869–DSP56000 Interface
Figure 16 shows a typical interface between the AD7869 and
DSP56000. T he interface arrangement is synchronous with a
gated clock requiring only three lines of interconnect. T he
DSP56000 internal serial control registers have to be configured
for a 16-bit data word with valid data on the first falling clock
edge. Conversion starts and DAC updating are controlled by an
external timer. Data transfers, which occur during ADC conver-
sions, are between the processor receive and transmit shift regis-
ters and the AD7869’s ADC and DAC. At the end of each
16-bit transfer, the DSP56000 receives an internal interrupt in-
dicating the transmit register is empty, and the receive register is
full.
DSP56000
STD
TFS
*ADDITIONAL PINS OMITTED FOR CLARITY
DT
SCK
SRD
RCLK
DR
CONVST
RFS
TIMER
AD7869*
4.7k
2k
4.7k
LDAC
CONTROL
TCLK
5V
+
SC0
Figure 16. AD7869–DSP56000 Interface
AD7869–ADSP-2101/2102 Interface
An interface that is suitable for the ADSP-2101 or the ADSP-
2102 is shown in Figure 17. T he interface is configured for syn-
chronous, continuous clock operation. T he
LDAC
is tied low so
the DAC gets updated on the sixteenth falling clock after
TFS
goes low. Alternatively,
LDAC
may be driven from a timer as
shown in Figure 16. As with the previous interface, the proces-
sor receives an interrupt after reading or writing to the AD7869
and updates its own internal registers in preparation for the next
data transfer.
ADSP-2101/2
TFS
DT
TCLK
DT
LDAC
TFS
*ADDITIONAL PINS OMITTED FOR CLARITY
RFS
SCLK
DR
RCLK
DR
CONVST
RFS
CONTROL
TIMER
AD7869*
4.7k
2k
4.7k
5V
–
5V
+
Figure 17. AD7869–ADSP-2101/ADSP-2102 Interface
T able I. Interconnect Lines for Different Interfacing Options
Number of
Interconnects
Configuration
Signals
Synchronous
4
RCLK , DR, DT and
RFS
(T CLK = RCLK ,
TFS
=
RFS
)
Asynchronous*
5 or 6
RCLK , DR,
RFS
, DT ,
TFS
(T CLK = RCLK or
μ
P serial CLK )
RCLK , DR and DT
(T CLK = RCLK ,
TFS
=
RFS
)
Synchronous
Gated Clock
3
*5 LINES OF INT ERCONNECT WHEN T CLK = RCLK
6 LINES OF INT ERCONNECT WHEN T CLK =
μ
P SERIAL CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7870AJN | LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
| AD7874AN | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874AQ | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874AR | LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System |
| AD7874BN | 10-Bit, 60 MSPS ADC SE/Diff, Int/Ext Ref., program. input range w/Pwrdn and comp. to ADS822/3/5/8 28-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7869AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
| AD7869JN | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
| AD7869JNZ | 功能描述:IC I/O PORT 14BIT ANLG 24DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7869JQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7869JR | 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Single DAC 14-Bit 28-Pin SOIC W 制造商:Analog Devices 功能描述:DATA ACQ SYS SGL ADC SGL DAC 14BIT 28SOIC W - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。