- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10296 > AD7813YNZ (Analog Devices Inc)IC ADC 10BIT PARALLEL 16-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7813YNZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT PARALLEL 16-DIP |
| 標(biāo)準(zhǔn)包裝： | 25 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 400k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 16-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極 |
AD7813
–8–
REV. C
Typical Performance Characteristics
THROUGHPUT – kSPS
POWER
–
mW
10
1
0.01
050
5
10152025
30
3540
45
0.1
Figure 10. Power vs. Throughput
0
–60
–100
dBs
–10
–50
–70
–90
–30
–40
–80
–20
FREQUENCY – kHz
0
174
17
35
52
70
87
105
122
140
157
AD7813
2048 POINT FFT
SAMPLING 357.142kHz
fIN 30.168kHz
Figure 11. SNR
TIMING AND CONTROL
The AD7813 has only one input for timing and control, i.e.,
the CONVST (convert start signal). The rising edge of this
CONVST signal initiates a 1.5
s pulse on an internally gener-
ated CONVST signal. This pulse is present to ensure the part
has enough time to power up before a conversion is initiated. If
the external CONVST signal is low, the falling edge of the
internal CONVST signal will cause the sampling circuit to go
into hold mode and initiate a conversion. If, however, the exter-
nal CONVST signal is high when the internal CONVST goes
low, it is upon the falling edge of the external CONVST signal
that the sampling circuitry will go into hold mode and initiate a
conversion. The use of the internally generated 1.5
s pulse,
as previously described, can be likened to the configuration
shown in Figure 12. The application of a CONVST signal at
the CONVST pin triggers the generation of a 1.5
s pulse. Both
the external CONVST and this internal CONVST are input to
an OR gate. The resulting signal has the duration of the longer
of the two input signals. Once a conversion has been initiated
the BUSY signal goes high to indicate a conversion is in progress.
At the end of conversion the sampling circuit goes back into its
tracking mode again. The end of conversion is indicated by the
BUSY signal going low. This signal may be used to initiate an
ISR on a microprocessor. At this point the conversion result is
latched into the output register where it may be read. The AD7813
has an 8-bit wide parallel interface. The 10-bit conversion result
is accessed by performing two successive read operations. The
first 8-bit read accesses the 8 MSBs of the conversion result and
the second read accesses the 2 LSBs, as illustrated in Figure 13,
where one performance of the two successive reads is highlighted
after the falling edge of BUSY. The state of the external CONVST
signal at the end of conversion also establishes the mode of opera-
tion of the AD7813.
Mode 1 Operation (High Speed Sampling)
If the external CONVST is logic high when BUSY goes low, the
part is said to be in Mode 1 operation. While operating in Mode
1, the AD7813 will not power down between conversions. The
AD7813 should be operated in Mode 1 for high speed sampling
applications, i.e., throughputs greater than 100 kSPS. Figure 13
shows the timing for Mode 1 operation. From this diagram one
can see that a minimum delay of the sum of the conversion time
and read time must be left between two successive falling edges
of the external CONVST. This is to ensure that a conversion is
not initiated during a read.
Mode 2 Operation (Automatic Power-Down)
At slower throughput rates the AD7813 may be powered down
between conversions to give a superior power performance.
This is Mode 2 Operation and it is achieved by bringing the
CONVST signal logic low before the falling edge of BUSY.
Figure 14, overleaf, shows the timing for Mode 2 Operation.
The falling edge of the external CONVST signal may occur
before or after the falling edge of the internal CONVST signal,
but it is the later occurring falling edge of both that controls
when the first conversion will take place. If the falling edge
of the external CONVST occurs after that of the internal
CONVST, it means that the moment of the first conversion is
controlled exactly, regardless of any jitter associated with the
internal CONVST signal. The parallel interface is still fully
operational while the AD7813 is powered down. The AD7813
is powered up again on the rising edge of the CONVST signal.
The gated CONVST pulse will now remain high long enough
for the AD7813 to fully power up, which takes about 1.5
s. This
is ensured by the internal CONVST signal, which will remain high
for 1.5
s.
1.5 s
EXT
INT
CONVST
(PIN 4)
GATED
Figure 12.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7708BRZ-REEL7 | IC ADC 16BIT R-R 8/10CH 28SOIC |
| CS3100A-14S-78P | CONN RCPT 2POS WALL MNT W/PINS |
| AD7366BRUZ-5-RL7 | IC ADC 12BIT DUAL BIPO 24-TSSOP |
| MS27467E21B11BA | CONN HSG PLUG 11POS STRGHT SCKT |
| D38999/26MD19SNLC | CONN HSG PLUG 19POS STRGHT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7813YR | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 10-bit Parallel 16-Pin SOIC N 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD7813YR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 10-bit Parallel 16-Pin SOIC N T/R |
| AD7813YR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 10-bit Parallel 16-Pin SOIC N T/R |
| AD7813YRU | 功能描述:IC ADC 10BIT PARALLEL 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7813YRU-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 10-bit Parallel 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 400KSPS 10-BIT PARALLEL 16TSSOP - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。