參數(shù)資料
型號: AD7710AN
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Signal Conditioning ADC
中文描述: 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24
封裝: 0.300 INCH, PLASTIC, MO-095AG, DIP-24
文件頁數(shù): 24/28頁
文件大?。?/td> 220K
代理商: AD7710AN
REV. F
–24–
AD7710
SIMPLIFYING THE EXTERNAL CLOCKING MODE
INTERFACE
In many applications, the user may not require the facility of
writing to the on-chip calibration registers. In this case, the
serial interface to the AD7710 in external clocking mode can be
simplified by connecting the
TFS
line to the A0 input of the
AD7710 (see Figure 14). This means that any write to the de-
vice will load data to the control register (since A0 is low while
TFS
is low) and any read to the device will access data from the
output data register or from the calibration registers (since A0 is
high while
RFS
is low). It should be noted that in this arrange-
ment the user does not have the capability of reading from the
control register.
AD7710
SDATA
SCLK
TFS
A0
FOUR
INTERFACE
LINES
RFS
Figure 14. Simplified Interface with
TFS
Connected to A0
Another method of simplifying the interface is to generate the
TFS
signal from an inverted
RFS
signal. However, generating
the signals the opposite way around (
RFS
from an inverted
TFS
) will cause writing errors.
MICROCOMPUTER/MICROPROCESSOR INTERFACING
The AD7710’s flexible serial interface allows for easy interface
to most microcomputers and microprocessors. Figure 15 shows
a flowchart diagram for a typical programming sequence for
reading data from the AD7710 to a microcomputer while Figure
16 shows a flowchart diagram for writing data to the AD7710.
Figures 17, 18 and 19 show some typical interface circuits.
The flowchart of Figure 15 is for continuous read operations
from the AD7710 output register. In the example shown, the
DRDY
line is continuously polled. Depending on the micro-
processor configuration, the
DRDY
line may come to an inter-
rupt input in which case the
DRDY
will automatically generate
an interrupt without being polled. The reading of the serial
buffer could be anything from one read operation up to three
read operations (where 24 bits of data are read into an 8-bit
serial register). A read operation to the control/calibration regis-
ters is similar but in this case the status of
DRDY
can be
ignored. The A0 line is brought low when the
RFS
line is
brought low when reading from the control register.
The flowchart also shows the bits being reversed after they have
been read in from the serial port. This depends on whether the
microprocessor expects the MSB of the word first or the LSB of
the word first. The AD7710 outputs the MSB first.
The flowchart for Figure 16 is for a single 24-bit write operation
to the AD7710 control or calibration registers. This shows data
being transferred from data memory to the accumulator before
being written to the serial buffer. Some microprocessor systems
will allow data to be written directly to the serial buffer from
data memory. The writing of data to the serial buffer from the
accumulator will generally consist of either two or three write
operations, depending on the size of the serial buffer.
NO
YES
BRING
RFS LOW
x3
REVERSE
ORDER OF BITS
BRING
RFS HIGH
POLL DRDY
CONFIGURE &
INITIALIZE
m
C/
m
P
SERIAL PORT
DRDY
LOW
BRING
RFS, TFS HIGH
START
READ
SERIAL BUFFER
Figure 15. Flowchart for Continuous Read Operations to
the AD7710
The flowchart also shows the option of the bits being reversed
before being written to the serial buffer. This depends on
whether the first bit transmitted by the microprocessor is the
MSB or the LSB. The AD7710 expects the MSB as the first bit
in the data stream. In cases where the data is being read or
being written in bytes and the data has to be reversed, the bits
will have to be reversed for every byte.
相關(guān)PDF資料
PDF描述
AD7710AQ Signal Conditioning ADC
AD7710AR Signal Conditioning ADC
AD7710SQ Signal Conditioning ADC
AD7710* Signal Conditioning ADC
AD7710 Signal Conditioning ADC(LC2MOS信號調(diào)節(jié)A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7710ANZ 功能描述:IC ADC SIGNAL CONDITIONING 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7710AQ 功能描述:IC ADC 24BIT DIFF INP 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710AR 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710AR-REEL 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710AR-REEL7 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極