Guaranteed by characterization. All input signals are specified with tr =" />
參數(shù)資料
型號(hào)： AD7440BRM-REEL7
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 28/29頁(yè)
文件大?。?/td> 0K
描述： IC ADC 10BIT W/DIFF INP 8-MSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 10
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 9.25mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 8-TSSOP，8-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 8-MSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 1 個(gè)差分，單極
AD7440/AD7450A
Rev. C | Page 7 of 28
TIMING SPECIFICATIONS
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of
1.6 V. See Figure 2, Figure 3, and the Serial Interface section.
Table 3. VDD = 2.7 V to 3.6 V, fSCLK = 18 MHz, fS = 1 MSPS, VREF = 2.0 V; VDD = 4.75 V to 5.25 V, fSCLK = 18 MHz, fS = 1 MSPS,
VREF = 2.5 V; VCM1 = VREF; TA = TMIN to TMAX, unless otherwise noted.
Parameter
Limit at TMIN, TMAX
Unit
Description
10
kHz min
18
MHz max
tCONVERT
16 × tSCLK
tSCLK = 1/fSCLK
888
ns max
tQUIET
60
ns min
Minimum quiet time between the end of a serial read and the next falling edge of CS
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS falling edge to SCLK falling edge setup time
20
ns max
Delay from CS falling edge until SDATA three-state disabled
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK high pulse width
t6
0.4 tSCLK
ns min
SCLK low pulse width
t7
10
ns min
SCLK edge to data valid hold time
10
ns min
SCLK falling edge to SDATA three-state enabled
35
ns max
SCLK falling edge to SDATA three-state enabled
tPOWER-UP5
1
μs max
Power-up time from full power-down
1 Common-mode voltage.
2 Mark/space ratio for the SCLK input is 40/60 to 60/40.
3 Measured with the load circuit of Figure 4 and defined as the time required for the output to cross 0.8 V or 2.4 V with VDD = 5 V or 0.4 V or 2.0 V for VDD = 3 V.
4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then extrapolated
back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the Timing Specifications is the true bus relinquish
time of the part and is independent of the bus loading.
5 See Power-Up Time section.
t3
t2
t4
t7
t8
t6
t1
t5
tQUIET
tCONVERT
CS
SCLK
SDATA
4 LEADING ZEROS
THREE-STATE
12
3
4
5
13
14
15
16
0
DB11
DB10
DB2
DB1
DB0
B
03051-A
-002
Figure 2. AD7450A Serial Interface Timing Diagram
t3
t2
t4
t7
t8
t6
t1
t5
tQUIET
tCONVERT
CS
SCLK
SDATA
4 LEADING ZEROS
2 TRAILING ZEROS THREE-STATE
12
3
4
5
13
14
15
16
0
DB9
DB8
DB0
0
B
03051-A
-003
Figure 3. AD7440 Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
AD7920BRMZ-REEL7 IC ADC 12BIT SRL 250KSPS 8MSOP
CS5511-ASZR IC ADC 16BIT INTERNAL OSC 8-SOIC
MS27497T8F98P CONN RCPT 3POS WALL MNT W/PINS
CS5510-ASZR IC ADC 16BIT EXTERNAL OSC 8-SOIC
VI-JNL-IW-B1 CONVERTER MOD DC/DC 28V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7440BRMZ 功能描述:IC ADC 10BIT DIFF IN 1MSPS 8MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7440BRMZ2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23
AD7440BRT 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23
AD7440BRTR2 制造商:AD 功能描述:New
AD7440BRT-R2 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*