- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157283 > 5962R9572201VQC (INTERSIL CORP) 16-BIT, 5 MHz, MICROPROCESSOR, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | 5962R9572201VQC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 5 MHz, MICROPROCESSOR, CDIP40 |
| 封裝： | CERAMIC, DIP-40 |
| 文件頁數(shù)： | 11/29頁 |
| 文件大小： | 322K |
| 代理商： | 5962R9572201VQC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
19
External Interface
Processor RESET and lnitialization
Processor initialization or start up is accomplished with
activation (HIGH) of the RESET pin. The HS-80C86RH
RESET is required to be HIGH for greater than 4 CLK
cycles. The HS-80C86RH will terminate operations on the
high-going edge of RESET and will remain dormant as long
as RESET is HIGH. The low-going transition of RESET
triggers an internal reset sequence for approximately 7 CLK
cycles. After this interval, the HS-80C86RH operates
normally beginning with the instruction in absolute location
FFFFOH. (See Figure 10). The RESET input is internally
synchronized to the processor clock. At initialization, the
HIGH-to-LOW transition of RESET must occur no sooner
than 50
s (or 4 CLK cycles, whichever is greater) after
power-up, to allow complete initialization of the
HS-80C86RH.
NMl will not be recognized prior to the second clock cycle
following the end of RESET. If NMI is asserted sooner than
9 CLK cycles after the end of RESET, the processor may
execute one instruction before responding to the interrupt.
Bus Hold Circuitry
To avoid high current conditions caused by oating inputs to
CMOS devices and to eliminate need for pull- up/down
resistors, “bus-hold” circuitry has been used on the
HS-80C86RH pins 2-16, 26-32 and 34-39. (See Figures 12A
(4 + NWAIT) = TCY
T1
T2
T3
T4
TWAIT
T1
T2
T3
T4
TWAIT
(4 + NWAIT) = TCY
GOES INACTIVE IN THE STATE
JUST PRIOR TO T4
BHE,
A19-A16
S7-S3
A15-A0
D15-D0
VALID
A15-A0
DATA OUT (D15-D0)
READY
WAIT
MEMORY ACCESS TIME
ADDR/
STATUS
CLK
ALE
S2-S0
ADDR/DATA
RD, INTA
READY
DT/R
DEN
WP
FIGURE 11. BASIC SYSTEM TIMING
HS-80C86RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R9662801VYX | 4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDFP16 |
| 59630-1-T-03-D | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-03-F | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-05-A | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-05-F | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R9572701VXC | 制造商:Harris Corporation 功能描述: |
| 5962R9575701VXC | 制造商:Intersil Corporation 功能描述:Counter, Up/Down, 4 Bit Binary, 16 Pin, Ceramic, Flat Pack |
| 5962R9578201VCC | 制造商:Harris Corporation 功能描述: |
| 5962R9581401VXC | 制造商:Harris Corporation 功能描述: |
| 5962R9583301VFA | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。