![](http://datasheet.mmic.net.cn/380000/-PD78F9117Y_datasheet_16745013/-PD78F9117Y_20.png)
19
LIST OF FIGURES (3/5)
Figure No.
Title
Page
9-1.
9-2.
9-3.
Block Diagram of Watchdog Timer ......................................................................................................... 140
Format of Timer Clock Selection Register 2 ........................................................................................... 141
Format of Watchdog Timer Mode Register............................................................................................. 142
10-1.
10-2.
10-3.
10-4.
10-5.
10-6.
10-7.
10-8.
10-9.
10-10. Analog Input Pin Treatment .................................................................................................................... 156
10-11. A/D Conversion End Interrupt Request Generation Timing .................................................................... 157
10-12. AV
DD
Pin Treatment ................................................................................................................................ 157
Block Diagram of 8-Bit A/D Converter..................................................................................................... 146
Format of A/D Converter Mode Register 0.............................................................................................. 148
Format of A/D Input Selection Register 0................................................................................................ 149
Basic Operation of 8-Bit A/D Converter .................................................................................................. 151
Relationships between Analog Input Voltage and A/D Conversion Result ............................................. 152
Software-Started A/D Conversion........................................................................................................... 153
How to Reduce Current Drain in Standby Mode..................................................................................... 154
Conversion Result Read Timing (If Conversion Result is Undefined)..................................................... 155
Conversion Result Read Timing (If Conversion Result is Normal).......................................................... 155
11-1.
11-2.
11-3.
11-4.
11-5.
11-6.
11-7.
11-8.
11-9.
11-10.
11-11. A/D Conversion End Interrupt Request Generation Timing .................................................................... 171
11-12. AV
DD
Pin Treatment ................................................................................................................................ 171
Block Diagram of 10-Bit A/D Converter................................................................................................... 160
Format of A/D Converter Mode Register 0.............................................................................................. 162
Format of A/D Input Selection Register 0................................................................................................ 163
Basic Operation of 10-Bit A/D Converter ................................................................................................ 165
Relationships between Analog Input Voltage and A/D Conversion Result ............................................. 166
Software-Started A/D Conversion........................................................................................................... 167
How to Reduce Current Drain in Standby Mode..................................................................................... 168
Conversion Result Read Timing (If Conversion Result is Undefined)..................................................... 169
Conversion Result Read Timing (If Conversion Result is Normal).......................................................... 169
Analog Input Pin Treatment .................................................................................................................... 170
12-1.
12-2.
12-3.
12-4.
12-5.
12-6.
12-7.
12-8.
12-9.
Block Diagram of Serial Interface 20....................................................................................................... 174
Block Diagram of Baud Rate Generator 20............................................................................................. 175
Format of Serial Operation Mode Register 20......................................................................................... 177
Format of Asynchronous Serial Interface Mode Register 20 .................................................................. 178
Format of Asynchronous Serial Interface Status Register 20 ................................................................. 180
Format of Baud Rate Generator Control Register 20.............................................................................. 181
Asynchronous Serial Interface Transmit/Receive Data Format .............................................................. 193
Asynchronous Serial Interface Transmission Completion Interrupt Timing ............................................ 195
Asynchronous Serial Interface Reception Completion Interrupt Timing.................................................. 196