參數(shù)資料
型號: ZPSD511B1
英文描述: Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
中文描述: 現(xiàn)場可編程微控制器外圍設(shè)備(可編程邏輯,零功耗,16K的位的SRAM,40余個可編程輸入/輸出,通用PLD的有61個輸入)
文件頁數(shù): 11/142頁
文件大?。?/td> 786K
代理商: ZPSD511B1
ZPSD5XX Famly
7-11
The ZPSD5XX
Architecture
ZPSD5XX consists of seven major functional blocks:
J
ZPLDBlock
J
Bus Interface
J
I/OPorts
J
Memory Block
J
Power Management Unit
J
Counter/Timer
J
Interrupt Controller
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable. The chip configurations are specified
by the user in the PSDsoft Development Software; some are specified by setting up the
appropriate bits in the configuration registers during run time.
ZPLDBlock
Key Features
J
3 Embedded ZPLD devices
J
Maximum 30 macrocells
J
Combinatorial/registered outputs
J
Maximum 140 product terms
J
Programmable output polarity
J
User configured register clear/preset
J
User configured register clock input
J
61 Inputs
J
Accessible via 24 I/O pins
J
Power Saving Mode
J
UV-Erasable
J
Generate user defined interrupts to Interrupt Controller
and controls to Counter/Timer
General Description
The ZPLD block has 3 embedded PLD devices:
J
DPLD
The Address Decoding PLD, generating select signals to internal I/O or memory blocks.
J
GPLD
The General Purpose PLD provides 24 programmable macrocells for general or
complex logic implementation; dedicated to user application.
J
PPLD
The Peripheral PLD, includes 6 programmable macrocells. The PPLD provides control
to the operation of the Counter/Timer and Interrupt Controller.
Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same
input bus. The true or complement of the 61 input signals are fed to the programmable
AND-ARRAY. Names and source of the input signals are shown in Table 3. The PA, PB, PE
signals, depending on user configuration, can either be macrocell feedbacks or inputs from
Port A, B or E.
相關(guān)PDF資料
PDF描述
ZPSD511B1V Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
ZPSD602(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
ZPSD601(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
ZPSD603(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
ZPSD611(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述: