- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382753 > Z9951AA NINE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | Z9951AA |
| 英文描述： | NINE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC |
| 中文描述： | 第九分布式輸出時鐘驅(qū)動器| TQFP封裝| 32腳|塑料 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 49K |
| 代理商： | Z9951AA |
3.3V, 180MHz, Multi-Output Zero Delay Buffer
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07084 Rev. *A
06/18/2001
Page 5 of 8
Z9951
Description
The Z9951 has an integrated PLL that provides low skew and low jitter clock outputs for high performance
microprocessors. The PLL is ensured stable operation given that the VCO is configured to run between 200 MHz to 480
MHz. This allows a wide range of output frequencies from 25MHz to 180MHz.
The phase detector compares the input reference clock to the external feedback input. For normal operation, the
external feedback input, FB_IN, is connected to one of the outputs. The internal VCO is running at multiples of the input
reference clock set by SEL(A:D) select inputs, see Table 2. The VCO frequency is then divided down to provide the
required output frequencies. The use of even dividers ensures that the output duty cycle remains at 50%.
SELA
0
1
QA
÷
2
÷
4
SELB
0
1
QB
÷
4
÷
8
Table 2
SELC
0
1
QC
÷
4
÷
8
SELD
0
1
QD
÷
4
÷
8
Zero Delay Buffer
When used as a zero delay buffer the Z9951 will likely be in a nested clock tree application. For these applications the
Z9951 offers a low voltage PECL clock input as a PLL reference. This allows the user to use LVPECL as the primary
clock distribution device to take advantage of its far superior skew performance. The Z9951 then can lock onto the
LVPECL reference and translate with near zero delay to low skew outputs.
By using one of the outputs as a feedback to the PLL the propagation delay through the device is eliminated. The PLL
works to align the output edge with the input reference edge thus producing a near zero delay. The reference frequency
affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs. Because the static
phase offset is a function of the reference clock the Tpd of the Z9951 is a function of the configuration used.
相關PDF資料 |
PDF描述 |
|---|---|
| Z9952AA | SCR Thyristor; SCR Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):15A; Peak Non Repetitive Surge Current, Itsm:225A; Gate Trigger Current Max, Igt:30uA |
| Z9953AA | SCR Thyristor; SCR Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):20A; Peak Non Repetitive Surge Current, Itsm:300A; Gate Trigger Current Max, Igt:30uA |
| Z9973BA | DIODE TVS 15V 500W UNI-DIR |
| Z9974CA | DIODE TVS 16V 500W BI-DIR |
| ZAD1025 | DIODE TVS 5.0V 500W UNI-DIR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z9952 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 180MHz, Multi-Output Zero Delay Buffer |
| Z9952-00 | 功能描述:SCREWDRIVER HEX 1.5MM 6.18" 制造商:harwin inc. 系列:- 零件狀態(tài):在售 工具類型:螺絲刀 尖頭 - 類型:六角形 尺寸:1.5mm 長度 - 插片:2.36"（60.0mm） 長度 - 總:6.18"（157.0mm） 特性:球端，黑色刀頭，自由轉(zhuǎn)動蓋帽，鍍鎳 重量:- 標準包裝:1 |
| Z9952AA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eleven Distributed-Output Clock Driver |
| Z9953 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 180MHz, Multi-Output Zero Delay Buffer |
| Z9953-00 | 功能描述:SCREWDRIVER HEX 2MM 6.18" 制造商:harwin inc. 系列:- 零件狀態(tài):在售 工具類型:螺絲刀 尖頭 - 類型:六角形 尺寸:2mm 長度 - 插片:2.36"（60.0mm） 長度 - 總:6.18"（157.0mm） 特性:球端，黑色刀頭，自由轉(zhuǎn)動蓋帽，鍍鎳 重量:- 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。