- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10747 > XRD9818ACGTR-F (Exar Corporation)IC 16B CCD/CIS SIG PROC 28TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRD9818ACGTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 16B CCD/CIS SIG PROC 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 3 |
| 功率（瓦特）： | 325mW |
| 電壓 - 電源，模擬： | 3 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 3.6 V |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
xr
xr
XRD9818
3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR
REV. 1.0.1
13
* Power-on default lt value
PD - Power Down. Does not affect the internal register settings but does power down the entire part
excluding the serial interface. There will be some power up settling time required to
reestablish the ADC reference, CAPP and CAPN, voltages.
OE - Output Enable. Tristate control for the output data bus.
LPOL - LCLMP input polarity select. (Noninverting pol active high, inverted pol active low)
ADCPOL - ADCLK polarity select. (Noninverting pol begins high, inverted pol begins low)
BPOL - BSAMP polarity select. (Noninverting pol active high, inverted pol active low)
VPOL - VSAMP polarity select. (Noninverting pol active high, inverted pol active low)
3.4
BSAMP Delay Register
The BSAMP Delay register controls the internal delays added to the leading and the trailing edges of the
BSAMP timing signal. The width and position of the BSAMP pulse can be adjusted through the leading and
trailing edge delay settings. This is useful to match the sampling requirements of the incoming CCD waveform.
* Power-on default value
BL[4:0] - Sets the amount of delay added to the leading edge of BSAMP.
BT[4:0] - Sets the amount of delay added to the trailing edge of BSAMP.
MODE 2 REGISTER SETTINGS
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
PD
OE
N/A
LPOL
ADCPOL
BPOL
VPOL
0*
→ Normal Opera-
tion
1
→ PWR Down
0*
→ Normal Oper-
ation
1
→ Data bus
tri-stated
Not
used
Not
used
Not
used
Not
used
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
BSAMP DELAY REGISTER SETTINGS
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BL[4]
BL[3]
BL[2]
BL[1]
BL[0]
BT[4]
BT[3]
BT[2]
BT[1]
BT[0]
BSAMP Leading edge delay
00000*
→ 0ns
00001
→ 1ns
…
11110
→ 30ns
11111
→ 31ns
BSAMP Trailing edge delay
00000*
→ 0ns
00001
→ 1ns
…
11110
→ 30ns
11111
→ 31ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD73311ARZ-REEL | IC PROCESSOR FRONT END LP 20SOIC |
| AD73311ARSZ-REEL | IC ANALOG FRONT END 20-SSOP |
| MAX9109EUT+T | IC COMPAR LP SGL SOT23-6 |
| XRD98L23ACDTR-F | IC 8B CCD/CIS SIG PROC 20SOIC |
| MAX9109ESA+ | IC COMPAR LP SNGL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD9818EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 XRD9818 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD9820 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel, 10/12-Bit Linear CCd and CIS Sensor signal Processors |
| XRD9822 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel, 10/12-Bit Linear CCd and CIS Sensor signal Processors |
| XRD9824 | 制造商:EXAR 制造商全稱:EXAR 功能描述:14-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
| XRD9824ACD | 制造商:EXAR 制造商全稱:EXAR 功能描述:14-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。