
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com
xr
XR17C158
5V PCI BUS OCTAL UART
AUGUST 2005
REV. 1.4.3
GENERAL DESCRIPTION
The XR17C1581 (158) is an octal Universal
Asynchronous Receiver and Transmitter (UART). The
device is designed to meet the 32-bit PCI Bus and
high bandwidth requirement in communication
systems. The global interrupt source register
provides a complete interrupt status indication for all
8 channels to speed up interrupt parsing. Each UART
has its own 16C550 compatible set of configuration
registers, transmit and receive FIFOs of 64 bytes,
fully programmable transmit and receive FIFO level
triggers, transmit and receive FIFO level counters,
automatic RTS/CTS or DTR/DSR hardware flow
control with programmable hysteresis, automatic
software (Xon/Xoff) flow control, IrDA (Infrared Data
Association)
encoder/decoder,
8
multi-purpose
definable inputs/outputs, and a 16-bit general
purpose timer/counter.
NOTE: 1 Covered by U.S. Patents #5,649,122 and #5,949,787
APPLICATIONS
Remote Access Servers
Ethernet Network to Serial Ports
Network Management
Factory Automation and Process Control
Point-of-Sale Systems
Multi-port RS-232/RS-422/RS-485 Cards
FEATURES
High Performance Octal UART
32-bit PCI Bus Interface with EEPROM Interface
Interrupt Source Register for all 8 UARTs
Data Transfer in Byte, Word and Double-word
Read/Write Burst Operation
Each UART Includes
16C550 Compatible Registers
64-byte Transmit and Receive FIFOs
Transmit and Receive FIFO Level Counters
Automatic RTS/CTS or DTR/DSR Flow Control
Automatic Xon/Xoff Software Flow Control
RS485 Half-duplex Control with Selectable Delay
Infrared (IrDA 1.0) Data Encoder/Decoder
Programmable Data Rate with Prescaler
Up to 6.25 Mbps Serial Data Rate
Eight Multi-Purpose Inputs/outputs
A General Purpose 16-bit Timer/Counter
Sleep Mode with Automatic Wake-up
5V Operation (PCI Compliance)
Same package and pinout as the XR17C154,
XR17D154 and XR17D158
144-pin LQFP Package (20x20x1.4mm)
FIGURE 1. BLOCK DIAGRAM
TMRCK
Device
Configuration
Registers
XTAL1
XTAL2
Crystal Osc/Buffer
UART Channel 0
TX0, RX0, DTR0#,
DSR0#, RTS0#,
CTS0#, CD0#, RI0#
PCI Local
Bus
Interface
CLK
RST#
AD[31:0]
C/BE[3:0]#
PAR
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
IDSEL
PERR#
SERR#
INTA#
Configuration
Space
Registers
.
MPIO0- MPIO7
Multi-purpose
Inputs/Outputs
TX7, RX7, DTR7#,
DSR7#, RTS7#,
CTS7#, CD7#, RI7#
UART Channel 7
UART Channel 6
UART Channel 5
UART Channel 4
UART Channel 3
UART Channel 2
UART Channel 1
16-bit
Timer/Counter
EECK
EEDI
EEDO
EECS
EEPROM
Interface
64 Byte TX FIFO
64 Byte RX FIFO
BRG
IR
ENDEC
TX & RX
UART
Regs