
XR16C854/XR16C854D
3.3V AND 5V QUAD UART WITH 128-BYTE FIFO
REV. 2.0
á
6
INTA
(IRQ#)
6
15
12
O
(OD)
When 16/68# pin is at logic 1 for Intel bus interface, this ouput
becomes channel A interrupt output. The output state is defined by
the user and through the software setting of MCR[3]. INTA is set to
the active mode when MCR[3] is set to a logic 1. INTA is set to the
three state mode when MCR[3] is set to a logic 0 (default). See
MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, this output
becomes device interrupt output (active low, open drain). An external
pull-up resistor is required for proper operation.
Motorola bus interface is not available on the 64 pin package.
When 16/68# pin is at logic 1 for Intel bus interface, these ouputs
become the interrupt outputs for channels B, C, and D. The output
state is defined by the user through the software setting of MCR[3].
The interrupt outputs are set to the active mode when MCR[3] is set
to a logic 1 and are set to the three state mode when MCR[3] is set to
a logic 0 (default). See MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, these out-
puts are unused and will stay at logic zero level. Leave these outputs
unconnected.
Motorola bus interface is not available on the 64 pin package.
Interrupt Select (active high, input with internal pull-down).
When 16/68# pin is at logic 1 for Intel bus interface, this pin can be
used in conjunction with MCR bit-3 to enable or disable the INT A-D
pins or override MCR bit-3 and enable the interrupt outputs. Interrupt
outputs are enabled continuously by making this pin a logic 1. Mak-
ing this pin a logic 0 allows MCR bit-3 to enable and disable the inter-
rupt output pins. In this mode, MCR bit-3 is set to a logic 1 to enable
the continuous output. See MCR bit-3 description for full detail. This
pin must be at logic 0 in the Motorola bus interface mode. Due to pin
limitations on 64 pin packages, this pin is not available. To cover this
limitation, two 64 pin TQFP packages versions are offered. The
XR16C854D operates in the continuous interrupt enable mode by
bonding this pin to VCC internally.
UART channels A-D Transmitter Ready (active low). The out-
puts provide the TX FIFO/THR status for transmit channels A-
D. See Table 5 . If these outputs are unused, leave them un-
connected.
INTB
INTC
INTD
(N.C.)
12
37
43
21
49
55
18
63
69
O
INTSEL
-
65
87
I
TXRDYA#
TXRDYB#
TXRDYC#
TXRDYD#
-
-
-
-
-
-
-
-
5
25
56
81
O
RXRDYA#
RXRDYB#
RXRDYC#
RXRDYD#
TXRDY#
-
-
-
-
-
-
-
-
-
100
31
50
82
45
O
UART channels A-D Receiver Ready (active low). This output pro-
vides the RX FIFO/RHR status for receive channels A-D. See Table 5
. If these outputs are unused, leave them unconnected.
39
O
Transmitter Ready (active low). This output is a logically wire-ORed
status of TXRDY# A-D. See Table 5 . If this output is unused, leave
it unconnected.
Receiver Ready (active low). This output is a logically wire-ORed sta-
tus of RXRDY# A-D. See Table 5 . If this output is unused, leave it
unconnected.
RXRDY#
-
38
44
O
Pin Description
N
AME
64-TQFP
P
IN
#
68-PLCC
P
IN
#
100-QFP
P
IN
#
T
YPE
D
ESCRIPTION