- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375012 > XCR3320 (Xilinx, Inc.) 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3320 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) |
| 中文描述： | 320宏單元CPLD實(shí)現(xiàn)的SRAM（320宏單元靜態(tài)RAM的復(fù)雜可編程邏輯器件） |
| 文件頁(yè)數(shù)： | 18/43頁(yè) |
| 文件大?。?/td> | 392K |
| 代理商： | XCR3320 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
R
XCR3320: 320 Macrocell SRAM CPLD
DS033 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
18
This product has been discontinued. Please see
for details.In applications in which a serial EEPROM stores multiple
configuration programs, the subsequent configuration pro-
gram(s) are stored in EEPROM locations that follow the
last address for the previous configuration program. The
user must ensure that the serial EEPROMs address pointer
is not reset, causing the first device configuration to be
reloaded.
Contention on the XCR3320
’
s din pin must be avoided.
During configuration, din receives configuration data. After
configuration, it is a user I/O.
Master Parallel Mode
The master parallel configuration mode is generally used to
interface to industry-standard byte-wide memory such as
256K and larger EEPROMs.
Figure 19
provides the inter-
face for master parallel mode. The XCR3320 outputs a
20-bit address on A[19:0] to memory and reads one byte of
configuration data every eighth cclk. The parallel bytes are
internally serialized starting with the least significant bit,
D0. The starting memory address is 00000 Hex and the
XCR3320 increments the address for each byte loaded.
The starting address is output when the device enters the
configuration state. The XCR3320 latches the data byte on
the second rising edge of cclk. This next data byte is
latched in the XCR3320 seven cclk cycles later.
SP00676
DESIGN COMPILATION AND FIT
jed2mcs
download
jed
PROM PROGRAMMER
SLAVE SERIAL CONFIGURA ION
Figure 19: Master
t
H
SP00585
t
D
BYTE N
BYTE N + 1
D0
D1
D2
D3
D4
D5
D6
D7
t
S
A[19:0]
D[7:0]
CCLK
DOUT
D0
D1
D2
D3
BYTE N
BYTE N + 1
t
CH
t
CL
Figure 20: Master Parallel Configuration Mode Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3384XL-10FG324C | 384 Macrocell CPLD |
| XCR3384XL-10FG324I | 384 Macrocell CPLD |
| XCR3384XL-10FT256C | 384 Macrocell CPLD |
| XCR3384XL-10FT256I | 384 Macrocell CPLD |
| XCR3384XL-10PQ208C | 384 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3320-10TQ144C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| XCR3320-7TQ144C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| XCR3320-8TQ144I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| XCR3384XL | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL_06 | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。