- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375012 > XCR3320 (Xilinx, Inc.) 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號： | XCR3320 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) |
| 中文描述： | 320宏單元CPLD實現(xiàn)的SRAM（320宏單元靜態(tài)RAM的復(fù)雜可編程邏輯器件） |
| 文件頁數(shù)： | 10/43頁 |
| 文件大?。?/td> | 392K |
| 代理商： | XCR3320 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
R
XCR3320: 320 Macrocell SRAM CPLD
DS033 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
10
This product has been discontinued. Please see
for details.XCR3320 States Of Operation
Prior to becoming operational, the XCR3320 goes through
a sequence of states, including initialization, configuration,
and start-up. This section discusses these three states. In
the master configuration modes, the XCR3320 is the
source of configuration clock (cclk).
When configuration is initiated, a counter in the XCR3320
is set to zero and begins to count configuration clock cycles
applied to the XCR3320. As each configuration data frame
is supplied to the XCR3320, it is internally assembled into
data words. Each data word is loaded into the internal con-
figuration memory. The configuration loading process is
complete when the internal length count equals the loaded
length count in the length count field, and the required end
of configuration frame is written.
All configuration I/Os used as inputs operate with TTL-level
input thresholds during configuration. All I/Os that are not
used during the configuration process are 3-stated with
internal pull-downs. During configuration, registers are
reset. The combinatorial logic begins to function as the
XCR3320 is configured.
Figure 6
shows the flow between
the initialization, configuration, and start-up states.
Figure 9
gives the general timing information for configuring the
device.
Figure 8: Chart Of Initialization, Configuration, and Operating States
START-UP
– ALL MACROCELL FF’S ARE RESET
SP00622
POWER-UP
– POWER-ON TIME DELAY
– crcerrn HIGH
INITIALIZATION
– hdc LOW, ldcn HIGH
– done LOW
resetn
OR
LOW
CONFIGURATION
– M[3:0] MODE IS SELECTED
– CONFIGURATION DATA FRAME WRITTEN
– hdc HIGH, ldcn LOW
– dout ACTIVE
– crcerrn HIGH, done LOW
rOR
prgmn
LOW
prgmn
LOW
OPERATION
– I/O BECOMES ACTIVE
NO
YES
crcerrn LOW
ECRC
DEVICE CONFIGURATION COMPLETE
– done RELEASED
– dout ACTIVE
done
HIGH
NO
YES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3384XL-10FG324C | 384 Macrocell CPLD |
| XCR3384XL-10FG324I | 384 Macrocell CPLD |
| XCR3384XL-10FT256C | 384 Macrocell CPLD |
| XCR3384XL-10FT256I | 384 Macrocell CPLD |
| XCR3384XL-10PQ208C | 384 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3320-10TQ144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3320-7TQ144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3320-8TQ144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3384XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL_06 | 制造商:XILINX 制造商全稱:XILINX 功能描述:384 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。