- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372881 > XCR3320-8TQ144I PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3320-8TQ144I |
| 文件頁(yè)數(shù)： | 38/43頁(yè) |
| 文件大?。?/td> | 396K |
| 代理商： | XCR3320-8TQ144I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
tdi
tdo
tck
tms
trstn
hdc
U5
Y4
V4
W4
L18
B7
I
O
I
I
I
O
Test Data In, Test Data Out, Test Clock, Test Mode Select, Test Reset
are
dedicated pins for boundary-scan through the JTAG port. If JTAG is not being used,
tdi, tck, tms, and trstn
should be terminated with a weak pull-up resistor. tdo can be
left unterminated. See
“
Terminations
”
on page 8
for more information.
High During Configuration (hdc)
is output high when the XCR3320 is in the
configuration state. hdc is used as a control output indicating that configuration is in
progress. After configuration, the pin is a user-programmable I/O, and no external
termination is required. See
“
Terminations
”
on page 8
for more information.
Low During Configuration (ldcn)
is output low when the XCR3320 is in the
configuration state. ldcnis used as a control output indicating that configuration is in
progress. After configuration, the pin is a user-programmable I/O, and no external
termination is required. See
“
Terminations
”
on page 8
for more information.
crcerrn
goes Low when the XCR3320 detects a CRC error or an invalid peramble
during configuration. The XCR3320 that detected the error will go into the initialization
state and will not resume configuration until prgmn and resetn are both high. Once
configuration has resumed crcerrn will go high. During configuration, an internal
pull-up is enabled. If only one device is used, this pin can be left floating. If multiple
devices are daisy chained, an external pull-up should be used. After configuration,
the pin is a user-programmable I/O, and no external termination is required. See
“
Terminations
”
on page 8
for more information.
Global 3-state
is an active-High dedicated input used to 3-state the I/Os and activate
the internal pull-down resistors. If this feature is not used, the pin should be pulled
Low.
cs0n/cs1/wrn
are used in the peripheral configuration mode. The XCR3320 is
selected when cs0n and wrn are Low and cs1 is High. After configuration, these pins
are user-programmable I/O. cs0N and wrn require no external termination. See
“
Terminations
”
on page 8
for more information. If cs1 is not used as an I/O after
configuration in synchronous peripheral mode, the 3-state property should be used
to disable the internal pull-down resistor. See the section on
“
Synchronous Peripheral
Mode
”
on page 19
for more information.
In the master parallel configuration mode,
A[19:0]
address the configuration
EEPROM. After configuration, the pin is a user-programmable I/O, and no external
termination is required. See
“
Terminations
”
on page 8
for more information.
ldcn
V9
O
crcerrn
C13
I/O
gts
L2
I
cs0n
cs1
wrn
B17
W17
B13
I
A[19:0]
N4, P2, R1,
R4, T2, P19,
U1, V6, Y6,
W7, Y7, V13,
W14, Y15,
V15, W16,
U20, T19,
R17, R20
G1, A5, G3,
D1, F2, F3, E3,
E1
O
D[7:0]
I
During master parallel, peripheral, and slave parallel configuration modes,
D[7:0]
receive configuration data. After configuration, the pin is a user-programmable I/O,
and no external termination is required. See
“
Terminations
”
on page 8
for more
information.
During configuration,
dout
is the serial data out that is used to drive the din of
daisy-chained slave devices. Data on dout changes on the falling edge of cclk. After
configuration, the pin is a user-programmable I/O, and no external termination is
required. See
“
Terminations
”
on page 8
for more information.
dout
D20
O
Table 16: Pin Description (Continued)
Symbol
Pin Numbers
Type
Description
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3384XLSERIES | 384 Macrocell CPLD |
| XCS05XL-4PC84C | Field Programmable Gate Array (FPGA) |
| XCS05XL-5PC84C | Field Programmable Gate Array (FPGA) |
| XCS05-3PC84 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3384XL | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL_06 | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL_07 | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL-10FG324C | 功能描述:IC CPLD 3.3V ZERO PWR 324-FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner XPLA3 標(biāo)準(zhǔn)包裝:40 系列:ispMACH® 4000C 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):5.0ns 電壓電源 - 內(nèi)部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數(shù)目:32 宏單元數(shù):512 門(mén)數(shù):- 輸入/輸出數(shù):128 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:176-LQFP 供應(yīng)商設(shè)備封裝:176-TQFP（24x24） 包裝:托盤(pán) |
| XCR3384XL-10FG324I | 功能描述:IC CPLD 3.3V ZERO PWR 324-FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner XPLA3 標(biāo)準(zhǔn)包裝:40 系列:ispMACH® 4000C 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):5.0ns 電壓電源 - 內(nèi)部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數(shù)目:32 宏單元數(shù):512 門(mén)數(shù):- 輸入/輸出數(shù):128 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:176-LQFP 供應(yīng)商設(shè)備封裝:176-TQFP（24x24） 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。