
R
November 9, 1998 (Version 3.1)
7-53
XC3000 Series Field Programmable Gate Arrays
7
XC3100A Switching Characteristics
Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released
device performance parameters, please request a copy of the current test-specification revision.
XC3100A Operating Conditions
Note:
At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per
°
C.
XC3100A DC Characteristics Over Operating Conditions
Notes:
1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V
CC
or GND, and the LCA
device configured with a tie option.
2. Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for
the XC3120A in the PC84 package, to eight for the XC3195A in the PQ208 package.
3. Not tested. Allows an undriven pin to float High. For any other purpose, use an external pull-up.
Symbol
Description
Min
4.25
4.5
2.0
0
70%
0
Max
5.25
5.5
V
CC
0.8
100%
20%
250
Units
V
V
V
V
V
CC
V
CC
ns
V
CC
Supply voltage relative to GND Commercial 0
°
C to +85
°
C junction
Supply voltage relative to GND Industrial -40
°
C to +100
°
C junction
High-level input voltage — TTL configuration
Low-level input voltage — TTL configuration
High-level input voltage — CMOS configuration
Low-level input voltage — CMOS configuration
Input signal transition time
V
IHT
V
ILT
V
IHC
V
ILC
T
IN
Symbol
V
OH
V
OL
V
OH
V
OL
V
CCPD
Description
Min
3.86
Max
Units
V
V
V
V
V
High-level output voltage (@ I
OH
= –8.0 mA, V
CC
min)
Low-level output voltage (@ I
OL
= 8.0 mA, V
CC
min)
High-level output voltage (@ I
OH
= –8.0 mA, V
CC
min)
Low-level output voltage (@ I
OL
= 8.0 mA, V
CC
min)
Power-down supply voltage (PWRDWN must be Low)
Quiescent LCA supply current in addition to I
CCPD
Chip thresholds programmed as CMOS levels
Chip thresholds programmed as TTL levels
Input Leakage Current
Input capacitance, all packages except PGA175
(sample tested)
All Pins except XTL1 and XTL2
XTL1 and XTL2
Input capacitance, PGA 175
(sample tested)
All Pins except XTL1 and XTL2
XTL1 and XTL2
Pad pull-up (when selected) @ V
IN
= 0 V
3
Horizontal Longline pull-up (when selected) @ logic Low
Commercial
0.40
Industrial
3.76
0.40
2.30
I
CCO
1
8
14
+10
mA
mA
μ
A
I
IL
–10
C
IN
10
15
pF
pF
15
20
0.17
2.80
pF
pF
mA
mA
I
RIN
I
RLL
0.02
0.20