- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372541 > XA-SCC (NXP Semiconductors N.V.) CMOS 16-bit communications microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | XA-SCC |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CMOS 16-bit communications microcontroller |
| 中文描述： | 的CMOS 16位微控制器的通信 |
| 文件頁數(shù)： | 19/42頁 |
| 文件大?。?/td> | 229K |
| 代理商： | XA-SCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
19
Bus Interface Pins
For this discussion, see Figure 4.
SU01125
CS5, RAS5, (or P3.1, RTS1)
CS4, RAS4, (or P3.0, RTClk1)
CS3, RAS3
CS2, RAS2
CS1, RAS1
CS0
A19–A0 (IF DRAM CYCLE, A22–A0 ARE TIME-MULTIPLEXED FOR RAS/CAS)
D15–D0
ClkOut
CASH, BHE
CASL, BLE
OE
WE
WAIT, SIZE16
XA–SCC
MIF
(MEMORY CONTROLLER)
Figure 4. Memory Bus Interface Signal Pins
Chip Selects and RAS pins
There are six chip select pins (CS5–CS0) mapped to six sets of
bank control registers. The following attributes are individually
programmable for each bank and associated chip select (or RAS if
DRAM): bank on/off, address range, external device access time,
detailed bus strobe sequence, DRAM cycle or generic bus cycle,
DRAM size if DRAM, and bus width. Pin CS0 is always generic in
order to service the boot device, thus CS0 cannot be connected to
DRAM.
WARNING
: On the external bus,
ALL
XA-SCC reads are 16 bit Reads. If the CPU instruction only specifies 8 bits, then the CPU uses
the appropriate byte, and discards the extra byte. Thus “8 Bit Reads” appear to be identical on the bus.
On an 8 bit bus, this will
appear as two consecutive 8 bit reads
even though the CPU instruction specified a byte read
Some 8 bit I/O devices (especially FIFOs) cannot operate correctly with 2 bytes being Read for a 1 Byte Read. The most common (and
least expensive) solution is to operate these 8 bit devices on a 16 bit bus, and access them in software on all odd byte (or all even byte)
boundaries. An added benefit of this technique is that byte reads are faster than on an 8 bit bus, because only 1 word is fetched (a single
read) instead of 2 consecutive bytes.
Clock Output
The CLKOUT pin allows easier external bus interfacing in some
situations. This output reflects the XTALIn clock input to the XA
(referred to internally as CClk or System Clock), but is delayed to
match the external bus outputs and strobes. The default is for
CLKOUT to be output enabled at reset, but it may be turned off
(tri-state disabled) by software via the MICFG MMR.
WARNING:
The capacitive loading on this output must not
exceed 40pf.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA1024 | Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz)) |
| XA979 | Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz)) |
| XAG30 | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| XAM1214-130 | RF POWER TRANSISTORS L-BAND RADAR APPLICATIONS |
| XB0ASB03A1BR | SCHOTTKY BARRIER DIODE 500MA 30V TYPE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA-SK-AUDIO | 制造商:XMOS Ltd 功能描述:SLICEKIT AUDIO SLICE CARD |
| XA-SK-E100 | 制造商:XMOS Ltd 功能描述:10/100 ETHERNET SLICE CARD |
| XA-SK-GPIO | 制造商:XMOS Ltd 功能描述:GPIO SLICE CARD |
| XA-SK-ISBUS | 制造商:XMOS Ltd 功能描述:INDUSTRIAL SLICE CARD |
| XA-SK-SCR480 | 制造商:XMOS Ltd 功能描述:DISPLAY SLICE CARD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。