參數(shù)資料
型號(hào): WED9LAPC2C16V8BC
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: 存儲(chǔ)器
英文描述: SPECIALTY MEMORY CIRCUIT, PBGA192
封裝: 21 X 21 MM, BGA-192
文件頁(yè)數(shù): 24/24頁(yè)
文件大?。?/td> 933K
代理商: WED9LAPC2C16V8BC
9
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WED9LAPC2C16V8BC
July, 2000
Rev. 0
White Electronic Designs Corp. reserves the right to change products or specications without notice.
Current State
Command
Action
Notes
VCRAS# VCCAS#
VCWE#
VCBS
VCADDR
Description
Write with
Auto Precharge
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
H
L
BA
Column
Write
ILLEGAL
H
L
H
BA
Column
Read
ILLEGAL
H
L
X
Burst Termination
ILLEGAL
H
X
No Operation
Continue the Burst
Precharging
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
No Operation; Bank(s) idle after tRP
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
H
L
BA
Column
Write w/o Precharge
ILLEGAL
2
H
L
H
BA
Column
Read w/o Precharge
ILLEGAL
20
H
L
X
Burst Termination
No Operation; Bank(s) idle after tRP
H
X
No Operation
No Operation; Bank(s) idle after tRP
Row Activating
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
H
L
BA
Column
Write
ILLEGAL
2
H
L
H
BA
Column
Read
ILLEGAL
2
H
L
X
Burst Termination
No Operation; Row active after tRCD
H
X
No Operation
No Operation; Row active after tRCD
Write Recovering
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
H
L
BA
Column
Write
Start Write; Determine if Auto Precharge
6
H
L
H
BA
Column
Read
Start Read; Determine if Auto Precharge
6
H
L
X
Burst Termination
No Operation; Row active after tDPL
H
X
No Operation
No Operation; Row active after tDPL
Write Recovering
with Auto
Precharge
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
H
L
BA
Column
Write
ILLEGAL
2,6
H
L
H
BA
Column
Read
ILLEGAL
2,6
H
L
X
Burst Termination
No Operation; Precharge after tDPL
H
X
No Operation
No Operation; Precharge after tDPL
SDRAM CURRENT STATE TRUTH TABLE (CONT.)
相關(guān)PDF資料
PDF描述
WEDPN8M64VR-100BC 8M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219
WEDPN8M64VR-66BI 8M X 64 SYNCHRONOUS DRAM MODULE, 7.5 ns, PBGA219
WF-128K32-120G4I 512K X 8 FLASH 12V PROM MODULE, 120 ns, CQFP68
WF-128K32-120G4M 512K X 8 FLASH 12V PROM MODULE, 120 ns, CQFP68
WF512K32 512Kx32 5V FLASH MODULE, SMD 5962-94612
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WED9LAPC2C16V8BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512K x 32 SSRAM / 1M x 64 SDRAM
WED9LAPC3C16V8BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512K x 32 SSRAM / 1M x 64 SDRAM
WED9LAPC3C16V8BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512K x 32 SSRAM / 1M x 64 SDRAM
WED9LC6416V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM
WED9LC6416V1310BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM