- 您現(xiàn)在的位置：買賣IC網 > PDF目錄297788 > W25X32AVZPIG (WINBOND ELECTRONICS CORP) 4M X 8 FLASH 2.7V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | W25X32AVZPIG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 4M X 8 FLASH 2.7V PROM, PDSO8 |
| 封裝： | 6 X 5 MM, GREEN, WSON-8 |
| 文件頁數(shù)： | 10/45頁 |
| 文件大?。?/td> | 1308K |
| 代理商： | W25X32AVZPIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
W25X32A
- 18 -
10.2.6 Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. A Write Enable instruction
must previously have been executed for the device to accept the Write Status Register Instruction (Status
Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low,
sending the instruction code “01h”, and then writing the status register data byte as illustrated in figure 7.
The Status Register bits are shown in figure 3 and described earlier in this datasheet.
Only non-volatile Status Register bits SRP, TB, BP2, BP1 and BP0 (bits 7, 5, 4, 3 and 2) can be written
to. All other Status Register bit locations are read-only and will not be affected by the Write Status
Register instruction.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Write Status Register instruction will not be executed. After /CS is driven high, the self-timed Write
Status Register cycle will commence for a time duration of tW (See AC Characteristics). While the Write
Status Register cycle is in progress, the Read Status Register instruction may still accessed to check the
status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle
is finished and ready to accept other instructions again. After the Write Register cycle has finished the
Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.
The Write Status Register instruction allows the Block Protect bits (TB, BP2, BP1 and BP0) to be set for
protecting all, a portion, or none of the memory from erase and program instructions. Protected areas
become read-only (see Status Register Memory Protection table). The Write Status Register instruction
also allows the Status Register Protect bit (SRP) to be set. This bit is used in conjunction with the Write
Protect (/WP) pin to disable writes to the status register. When the SRP bit is set to a 0 state (factory
default) the /WP pin has no control over the status register. When the SRP pin is set to a 1, the Write
Status Register instruction is locked out while the /WP pin is low. When the /WP pin is high the Write
Status Register instruction is allowed.
Figure 7. Write Status Register Instruction Sequence Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| W25X32AVSFIG | 4M X 8 FLASH 2.7V PROM, PDSO16 |
| W26L04AJ-12I | 256K X 16 STANDARD SRAM, 12 ns, PDSO44 |
| W26L04AH-10 | 256K X 16 STANDARD SRAM, 10 ns, PDSO44 |
| W28A | CERPAC, 28 LEAD |
| W2H11A1018AT | 1 FUNCTIONS, 100 V, 0.5 A, FEED THROUGH CAPACITOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W25X32BV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:32M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI |
| W25X32BVSFIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:32M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI |
| W25X32BVSSIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:32M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI |
| W25X32BVZEIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:32M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI |
| W25X32BVZPIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:32M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。