參數(shù)資料
型號: W25Q80BLSSIP
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 8M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 5.28 MM, GREEN, PLASTIC, SOIC-8
文件頁數(shù): 33/75頁
文件大?。?/td> 2267K
代理商: W25Q80BLSSIP
W25Q80BL
Publication Release Date: July 08, 2010
- 39 -
Preliminary - Revision C
9.2.21
Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated
by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0)
and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the
instruction while data is being sent to the device. The Page Program instruction sequence is shown in
figure 19.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits)
should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining
page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a
partial page) can be programmed without having any effect on other bytes within the same page. One
condition to perform a partial page program is that the number of clocks can not exceed the remaining
page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the
page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is
driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register
is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.
Figure 19. Page Program Instruction Sequence Diagram
相關(guān)PDF資料
PDF描述
WMS128K8L-100DEME 128K X 8 STANDARD SRAM, 100 ns, CDSO32
WF1M32C-100G4TI 4M X 8 FLASH 12V PROM MODULE, 100 ns, CQMA68
WF1M32C-150G4TC 4M X 8 FLASH 12V PROM MODULE, 150 ns, CQMA68
W24010AK-15I 128K X 8 STANDARD SRAM, 15 ns, PDIP32
WS512K32-15G4TI 512K X 32 MULTI DEVICE SRAM MODULE, 15 ns, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q80BLSVIG 制造商:Winbond Electronics Corp 功能描述:8MB SERIAL FLASH MEMORY
W25Q80BLZPIG 制造商:Winbond Electronics Corp 功能描述:FLASH
W25Q80BLZPIGTR 功能描述:IC MEM FLASH 8M SPI 8-WSON RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:SpiFlash® 標準包裝:2,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:256K (32K x 8) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:28-TSSOP(0.465",11.8mm 寬) 供應商設(shè)備封裝:28-TSOP 包裝:帶卷 (TR) 其它名稱:71V256SA15PZGI8
W25Q80BLZPIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BV 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI